



## Architecture Overview for Debug

**White Paper**

**Version 1.2  
13 July 2018**

MIPI Board Approved for Public Distribution 29 August 2018

This is an informative document, not a MIPI Specification.

Various rights and obligations that apply solely to MIPI Specifications (as defined in the MIPI Membership Agreement and MIPI Bylaws) including, but not limited to, patent license rights and obligations, do not apply to this document.

The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled by any of the authors or developers of this material or MIPI. All materials contained herein are protected by copyright laws, and may not be reproduced, republished, distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related trademarks, trade names, and other intellectual property are the exclusive property of MIPI Alliance and cannot be used without its express prior written permission.

This document is subject to further editorial and technical development.  
USB Type-C™ is a trademark of the USB Implementers Forum.

**NOTICE OF DISCLAIMER**

The material contained herein is provided on an “AS IS” basis. To the maximum extent permitted by applicable law, this material is provided AS IS AND WITH ALL FAULTS, and the authors and developers of this material and MIPI Alliance Inc. (“MIPI”) hereby disclaim all other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of negligence. ALSO, THERE IS NO WARRANTY OR CONDITION OF TITLE, QUIET ENJOYMENT, QUIET POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD TO THIS MATERIAL.

IN NO EVENT WILL ANY AUTHOR OR DEVELOPER OF THIS MATERIAL OR MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL, CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR ANY OTHER AGREEMENT RELATING TO THIS MATERIAL, WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled by any of the authors or developers of this material or MIPI. Any license to use this material is granted separately from this document. This material is protected by copyright laws, and may not be reproduced, republished, distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related trademarks, service marks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance Inc. and cannot be used without its express prior written permission. The use or implementation of this material may involve or require the use of intellectual property rights (“IPR”) including (but not limited to) patents, patent applications, or copyrights owned by one or more parties, whether or not members of MIPI. MIPI does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any IPR or claims of IPR as respects the contents of this material or otherwise.

Without limiting the generality of the disclaimers stated above, users of this material are further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the contents of this material; (b) does not monitor or enforce compliance with the contents of this material; and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance with MIPI specifications or related material.

Questions pertaining to this material, or the terms or conditions of its provision, should be addressed to:

MIPI Alliance, Inc.  
c/o IEEE-ISTO  
445 Hoes Lane, Piscataway New Jersey 08854, United States  
Attn: Managing Director

# Contents

<b>Contents .....</b>	<b>iii</b>
<b>Figures.....</b>	<b>v</b>
<b>Tables.....</b>	<b>vii</b>
<b>Release History .....</b>	<b>viii</b>
<b>1 Overview .....</b>	<b>1</b>
<b>1.1 Scope .....</b>	<b>1</b>
<b>2 Terminology .....</b>	<b>2</b>
<b>2.1 Definitions.....</b>	<b>2</b>
<b>2.2 Abbreviations .....</b>	<b>5</b>
<b>2.3 Acronyms.....</b>	<b>5</b>
<b>3 References .....</b>	<b>8</b>
<b>4 Debug System .....</b>	<b>11</b>
<b>4.1 System Framework.....</b>	<b>11</b>
<b>4.2 The MIPI Debug and Test System.....</b>	<b>13</b>
<b>5 Debug Physical Interfaces (DPI).....</b>	<b>15</b>
<b>5.1 Parallel Trace Interface (PTI) Specification.....</b>	<b>15</b>
5.1.1 Trace and Debug Overview .....	15
5.1.2 Relationship to MIPI Debug Architecture .....	16
5.1.3 Trace Scenarios.....	17
5.1.4 Detailed Specification .....	21
<b>5.2 High-speed Trace Interface (HTI) Specification.....</b>	<b>22</b>
5.2.1 Overview .....	22
5.2.2 Relationship to the MIPI Debug Architecture .....	22
5.2.3 HTI Details .....	23
5.2.4 Detailed Specification .....	23
<b>5.3 Debug Connector Recommendations.....</b>	<b>24</b>
5.3.1 Dedicated Debug Connector Overview .....	24
5.3.2 Relationship to the MIPI Debug Architecture .....	24
5.3.3 Basic Debug Connectors .....	25
5.3.4 High-Speed Parallel Trace Connectors.....	25
5.3.5 Detailed Documentation .....	26
<b>5.4 Narrow Interface for Debug and Test (NIDnT) Specification .....</b>	<b>27</b>
5.4.1 Overview .....	27
5.4.2 Relationship to the MIPI Debug Architecture .....	27
5.4.3 NIDnT Details .....	28
5.4.4 Debug and Test Capabilities Supported by NIDnT Overlay Modes.....	29
5.4.5 Functional Interfaces that are NIDnT Candidates .....	30
5.4.6 Detailed Specification .....	30
<b>6 Debug Access and Control Subsystem (DACS) .....</b>	<b>31</b>
<b>6.1 IEEE 1149.7 Debug and Test Interface Specification .....</b>	<b>31</b>
6.1.1 Relationship to MIPI Debug Architecture .....	33
6.1.2 Detailed Specification .....	33

<b>6.2</b>	<b>SneakPeek Specification.....</b>	<b>34</b>
6.2.1	Relationship to MIPI Debug Architecture .....	34
6.2.2	Overview .....	34
6.2.3	TinySPP .....	37
6.2.4	Detailed Specifications .....	37
<b>7</b>	<b>Debug Instrumentation and Visibility Subsystem (DIVS) .....</b>	<b>38</b>
<b>7.1</b>	<b>Instrumentation and Visibility Subsystem Overview .....</b>	<b>38</b>
<b>7.2</b>	<b>System Trace Protocol (STP) Specification .....</b>	<b>38</b>
7.2.1	Relationship to MIPI Debug Architecture .....	39
7.2.2	Protocol Overview .....	39
7.2.3	Detailed Specification .....	41
<b>7.3</b>	<b>Trace Wrapper Protocol (TWP) Specification .....</b>	<b>42</b>
7.3.1	Overview .....	42
7.3.2	Relationship to MIPI Debug Architecture .....	43
7.3.3	TWP Features .....	43
7.3.4	TWP Description .....	44
7.3.5	Layers .....	44
7.3.6	Detailed Specification .....	44
<b>7.4</b>	<b>Gigabit Trace (GbT) .....</b>	<b>45</b>
7.4.1	Summary .....	45
7.4.2	Relationship to MIPI Debug Architecture .....	45
7.4.3	Gigabit Trace System Overview .....	46
7.4.4	Requirements Summary .....	47
7.4.5	Detailed Specification .....	47
<b>7.5</b>	<b>STP and TWP in the DIVS.....</b>	<b>48</b>
<b>7.6</b>	<b>System Software Trace (SyS-T) Specification .....</b>	<b>50</b>
7.6.1	Overview .....	50
7.6.2	Relationship to MIPI Debug Architecture .....	50
7.6.3	Usage .....	51
7.6.4	SyS-T Instrumentation Library .....	51
7.6.5	Detailed Specification .....	52
<b>8</b>	<b>Debug Network Interfaces (DNI).....</b>	<b>53</b>
<b>8.1</b>	<b>Gigabit Debug (GbD) Specification.....</b>	<b>53</b>
8.1.1	Overview .....	53
8.1.2	Relationship to MIPI Debug Architecture .....	55
8.1.3	Detailed Specifications .....	55
<b>8.2</b>	<b>Debug for I3C (ongoing).....</b>	<b>56</b>
8.2.1	Overview .....	56
8.2.2	Relationship to MIPI Debug Architecture .....	56
8.2.3	Detailed Specification .....	57

## Figures

Figure 1 MIPI Debug Generic System Framework.....	12
Figure 2 MIPI Debug Documentation and the Debug Architecture .....	13
Figure 3 Example MIPI System Overview .....	14
Figure 4 PTI in the MIPI Debug Architecture.....	16
Figure 5 Example System with PTI.....	17
Figure 6 PTI Layers within a System.....	18
Figure 7 Multi-Point PTI with 4-Pin Trace and Four Devices Sharing the Connector .....	20
Figure 8 Multi-Point PTI with 4-Pin Trace and Two Devices Sharing the Connector .....	21
Figure 9 HTI in the MIPI Debug Architecture .....	22
Figure 10 Connectors in the MIPI Debug Architecture.....	24
Figure 11 Basic Debug PCB (left) and Cable End Connector (34-pin Samtec FTSH) .....	25
Figure 12 Recommended Samtec QSH/QTH Connector.....	25
Figure 13 NIDnT in the MIPI Debug Architecture .....	27
Figure 14 Example of System with a Dedicated Debug Interface.....	28
Figure 15 Example of System with NIDnT Capability .....	29
Figure 16 DTS to TS Connectivity.....	32
Figure 17 IEEE 1149.7 in the MIPI Debug Architecture .....	33
Figure 18 SneakPeek in the MIPI Debug Architecture .....	34
Figure 19 Overview of SneakPeek System .....	35
Figure 20 SneakPeek Protocol and Network Stacks in DTS and TS .....	36
Figure 21 STP in the MIPI Debug Architecture .....	39
Figure 22 Conceptual Hierarchy of STP Masters and Channels .....	40
Figure 23 STM in a Target System.....	40
Figure 24 Example STP Packet Sequence.....	41
Figure 25 TWP in the MIPI Debug Architecture.....	43
Figure 26 Example Use Cases for Layers T1, T2 and T3.....	44
Figure 27 Gigabit Trace and the MIPI Debug Architecture .....	45
Figure 28 Typical GbT Configuration and Data Flow (TS) .....	46
Figure 29 Typical GbT Configuration and Data Flow (DTC and DTS).....	47
Figure 30 Example Trace Architecture.....	49
Figure 31 SyS-T in the MIPI Debug Architecture.....	50

Figure 32 SyS-T Instances in a Target System .....51

Figure 33 Gigabit Debug Functional Block Diagram .....53

Figure 34 GbD in a Multiple-Node Network .....54

Figure 35 Gigabit Debug and the MIPI Architecture .....55

Figure 36 Debug for I3C in the MIPI Debug Architecture.....57

## Tables

Table 1 Summary of Test/Debug Capabilities Supported by NIDnT .....30

## Release History

Date	Version	Description
2014-02-14	v1.0	Board approved release
2016-09-29	v1.1	Board approved release
2018-08-29	v1.2	Board approved release



# 1 Overview

## 1.1 Scope

1 Recent technological developments have resulted in a quantum leap in the complexity of SoCs. Systems  
2 that were formerly deployed on one or more PCBs are now being instantiated as single discrete devices.  
3 While this trend is in general a boon to manufacturers and consumers of mobile systems, it has greatly  
4 increased the complexity of system debug and optimization. Signals and interfaces that used to be visible  
5 at test points on a PCB are now deeply embedded inside a SoC. The use of tried and true methods of  
6 probing buses and signals with dedicated Debug and Test equipment is now virtually impossible.

7 This increase in debug complexity is being addressed by IP vendors, SoC developers, OEMs and tools  
8 vendors. New technologies are being deployed that provide the visibility required in these complex and  
9 deeply embedded designs. In order to maximize the utility and efficiency of debug, converging on  
10 common interfaces and protocols used by these new technologies is essential. There are efforts to  
11 standardize debug effort across certain industry spaces, but there was not such an effort addressing the  
12 particular debug needs of the mobile space.

13 To meet this need, the MIPI Debug Working Group (Debug WG) are developing a portfolio of standards  
14 and other documents that address the particular needs of debug in the mobile and mobile-influenced space.  
15 Some of the areas of focus are listed below.

- 16 • Minimizing the pin cost and increasing the performance of the basic debug interface
- 17 • Increasing the bandwidth, capability and reliability of the high performance interfaces used to  
18 export high bandwidth, unidirectional debug data (e.g. processor trace data) to the debug tools
- 19 • Deploying debug connectors that are physically robust and have the performance required for the  
20 high bandwidth demands of modern debug technologies
- 21 • Developing generic trace protocols that allow many different on chip trace sources to share a  
22 single trace data flow to the debug tools
- 23 • Maximizing debug visibility in fielded systems by reusing some of the functional  
24 interfaces/connectors for debug
- 25 • Utilizing the new high bandwidth functional interfaces being deployed on mobile systems as a  
26 transport for debug

27 This document provides an overview of the efforts to address these goals and provides summaries of the  
28 documents that address them in detail.

## 2 Terminology

### 2.1 Definitions

29 **1149.1:** Short for IEEE 1149.1. See [IEEE01].

30 **1149.7:** Short for IEEE 1149.7. See [IEEE02].

31 **Application Function:** All functions of the TS other than Debug and Test Functions.

32 **Application Processor:** A programmable CPU (or CPU-based system on a chip (SoC) which may include  
33 other programmable processors such as DSPs), primarily, but not necessarily exclusively, programmed to  
34 coordinate the application processing and user interface processing in a mobile terminal.

35 **Application Software:** Used here to mean the target resident code that runs on the target processor. This  
36 includes the operating system as well as the program(s) running with the OS.

37 **Basic Debug Communication:** Debug communication needed through an 1149.1 (or equivalent) port only  
38 to manage basic debug communication functions such as run control, hardware breakpoints and  
39 watchpoints, and examining system state.

40 **Boundary Scan:** A production test mechanism where interconnects between chips or logic blocks in an  
41 SoC are verified by forcing known test patterns into the system via a serial scan interface, activating a test  
42 mode, and then scanning out the resultant values to test against expected results.

43 **Built-in Self-Test (BIST):** On-chip logic function that verifies all or a portion of the internal functionality  
44 of a SoC during production tests. BIST logic requires minimal interaction with external test infrastructures  
45 and speeds up verification of complex SoCs.

46 **Debug:** To detect, trace, and eliminate SW mistakes. Also used to get an insight into an embedded  
47 processor system for performance measurements and debug of system level hardware. Used in this  
48 document in an inclusive way that encompasses stop/start/break/step debugging as well as non-halting  
49 methods such as trace.

50 **Debug Access and Control Subsystem (DACS):** The subsystem that provides a path for the DTS to obtain  
51 direct access to application visible system resources (registers and memory).

52 **Debug and Test Controller (DTC):** The hardware system that is responsible for managing  
53 communications with a system being debugged (the Target System).

54 **Debug and Test Function:** A block of on-chip logic that carries out a debug function such as run control,  
55 providing debug access to system resources, Processor Trace, or test capability.

56 **Debug and Test Interface (DTI):** The interface between the Debug and Test System (DTS) and the Target  
57 System (TS). The interface enables access to basic debug communication, the trace port, streaming data  
58 (input and output), and other debug or test capabilities.

59 **Debug and Test System (DTS):** The combined HW and SW system that provides a system developer  
60 debug visibility and control when connected to a Target System. The system incorporates:

- 61 • A host PC, workstation or other processing system, running the debug or test software, controlling  
62 the Debug and Test Controller. See also: Debug and Test Controller (DTC).
- 63 • Debugger: The debugger software, part of the Debug and Test System. It interacts with the Debug  
64 and Test Controller and provides the (graphical) user interface for operating the Debug and Test  
65 Controller (like commanding single step, setting breakpoints, memory display/modify, trace  
66 reconstruction, etc.)

67 **Debug and Test Target (DTT):** A component in the Target System that implements one or more Debug  
68 and Test Functions. The interfaces to Debug and Test Targets, where different from the DTI, are not within  
69 the scope of this specification. Examples include the debug control module on a CPU, debug interface to  
70 system memory, or the configuration interface to an on-chip trace module.

71 **Debug Instrumentation and Visibility Subsystem (DIVS):** The subsystem that provides communication  
72 and storage of data generated by debug instrumentation modules (like processor and system trace) in the  
73 target system.

74 **Debug Physical Interfaces (DPI):** The chip and board level interfaces used to connect the DTC to the on-  
75 chip debug functions.

76 **Double Data Rate (DDR):** A parallel data interface that provides valid data on both the rising and falling  
77 edge of the interface clock.

78 **Electrical:** The definition of:

- 79 • Signal voltage levels, current drain and drive strength on inputs, outputs, and bi-directional pins
- 80 • Rise and fall times and expected loads for device pins.

81 **Function Assignment:** The mapping of functions to signals (and thus to pins as per the current Pin  
82 Assignment, e.g. Debug port pin [5] = CLK = TRACECLK.)

83 **Function Select:** The method by which the Basic Debug Communication channel can be switched between  
84 use for Debug Functions and use for operations needed to configure the debug system.

85 **Gigabit Trace (GbT):** A system architecture that supports transporting trace data over high-speed  
86 networks and transports. See [MIPI04a].

87 **Gigabit Debug (GbD):** A set of network-specific adaptor specifications for mapping SneakPeek and  
88 Gigabit Trace to various functional networks.

89 **Hardware Protocol:** The signal protocol required for a Debug and Test Controller to correctly move  
90 control or data information between the DTC and Target System.

91 **High Bandwidth Connection:** A Mating Connection, Pin Assignment and Electrical specification for full  
92 functionality, high frequency, higher pin count connection between the Target System and the Debug and  
93 Test Controller / TPA.

94 **High-speed Trace Interface (HTI):** The transport specification that defines the electrical and timing  
95 characteristics of high-speed serial trace export interfaces. See [MIPI09].

96 **IEEE 1149.7 (basic debug communication):** Enhanced IEEE1149.1 Debug and Test communication  
97 standard, configurable from 4 to 2 pins. The IEEE 1149.7 interface can be viewed as providing  
98 functionality enhanced compared to 1149.1 for Basic Debug Communication and test and with fewer pins.  
99 A two-way communication channel for exclusive Debug and Test uses. See [IEEE02].

100 **Intellectual Property (IP):** any patents, patent rights, trademarks, service marks, registered designs,  
101 topography or semiconductor mask work rights, applications for any of the foregoing, copyrights,  
102 unregistered design rights, trade secrets and know-how and any other similar protected rights in any  
103 country. Any IP definition by MIPI By-Laws will supersede this local one.

104 **Low Pin Count Connection:** A Mating Connection, Pin Assignment and Electrical specification for Basic  
105 Debug Communication and limited Trace Port functionality, lower frequency, low pin count connection  
106 between the Target System and the Debug and Test Controller / TPA.

107 **Mating Connection:** The connector to be used, defined by specific manufacturer and part number. The  
108 required keep out area for board design to enable unobstructed connector mating. The definition of cable  
109 characteristics and terminations may include the characteristics of a connection from the point it leaves an  
110 output buffer in a chip on the target or host side, routing on a printed circuit board on the DTC or Target  
111 System side, cabling between the signal source and destination, and any connections (via connectors) in the  
112 signal path.

113 **Min-Pin:** An interface for Basic Debug Communication with a minimal number of pins (2), using either  
114 IEEE 1149.7, SWD or I3C.

115 **Mode Select:** A method for selecting a different Mating Connection, a different operating mode, a different  
116 electrical mode or a combination of these, for example switching between 1149.1 and 1149.7.

- 117 **Narrow Interface for Debug and Test (NIDnT):** A signal-mapping specification that defines how to  
118 reuse the functional interfaces commonly available on fielded mobile systems for debug. See *[MIPI05]*.
- 119 **Nexus:** An IEEE-ISTO 5001™ standard interface for embedded processor debug. The Nexus standard  
120 includes support for Basic Debug Communication as well as instruction and data tracing. See *[ISTO01]*.
- 121 **Other Debug:** Debug functions not covered by 1149.1, 1149.7 or the Trace Port for example off-chip  
122 memory emulation.
- 123 **Parallel Trace Interface (PTI):** The interface specification that defines the electrical and timing  
124 characteristics of trace export interfaces that consist of a single clock and multiple data signals. See  
125 *[MIPI02]*.
- 126 **Pin Assignment:** The mapping of signals to pins, e.g., SIGNAL\_NAME on pin number N. This may  
127 include restrictions on allowable pin assignments.
- 128 **Processor Trace:** The non-intrusive capture and logging of the activity of an embedded processor and the  
129 subsystem in which the processor resides. Processor trace generally consists of one or more of the  
130 following trace types, but it is not limited to these:
- 131 • Instruction (PC) Trace – Application execution flow can be reconstructed by processing the logged  
132 information
  - 133 • Data Trace – Data access activity is captured at the processor boundary
- 134 The captured data is encoded for efficiency and this data is stored on-chip for later upload or immediately  
135 transmitted through a chip interface to an off-chip receiver.
- 136 **Return Test Clock (RTCK):** A non-standard extension to 1149.1 that provides a feedback path for pacing  
137 transaction on the interface.
- 138 **Serial Wire Debug (SWD):** An interface used for Basic Debug Communication. See *[ARM01]*.
- 139 **Series Scan Topology:** A connection scheme where the control signals on the debug interfaces are  
140 connected in parallel, but the data signals are daisy chained.
- 141 **Silicon Test Subsystem (STS):** This subsystem supports communication between the DTS and the on-chip  
142 logic used for production test (boundary scan, BIST, etc.).
- 143 **Star Scan Topology:** A connection scheme where both the control and data signals on the debug interfaces  
144 are connected in parallel.
- 145 **System Software Trace (SyS-T):** A format for transporting software traces and debugging information  
146 between a mobile or mobile influenced target system (TS) running embedded software, and a debug and  
147 test system (DTS), typically a computer running one or more debug and test applications (debuggers and  
148 trace tools).
- 149 **System Trace Module (STM):** A system trace interface with capabilities to export SW (printf type) and  
150 HW generated traces (e.g., PC trace and memory dumps). Typical implementation is 4-bit parallel double  
151 data rate. The STM uses a nibble-oriented protocol called STP. See *[MIPI03]*.
- 152 **System Trace Protocol (STP):** The protocol used with STM. See *[MIPI03]*.
- 153 **System on a Chip (SoC):** An electronic system in which all (or most of) the functional modules are  
154 integrated on a single silicon die and packaged as a single chip.
- 155 **System Trace:** In the context of this document, system trace refers to SW Instrumentation Trace and HW  
156 Instrumentation Trace.
- 157 • SW Instrumentation Trace - Message output from instrumented application code.
  - 158 • HW Instrumentation Trace - Messages triggered by transactions/events on the SoC  
159 infrastructure(s) and other HW modules in the system.
- 160 **Target System (TS):** The system being debugged, up to the Debug and Test Interface (DTI). The TS might  
161 be a discrete device (a chip) or a collection of 1 to N discrete devices grouped on a board or collection of  
162 boards. The TS might also contain 0 to N individual Debug and Test Targets.

163 **Test Access Port (TAP):** The on-chip interface to Debug and Test resources. Both 1149.1 and 1149.7  
164 support the concept of a Test Access Port.

165 **Timing:** The AC characteristics of debug signals at the pins of the target device. Includes skew, jitter, rise  
166 and fall times, data/clock alignment, set-up and hold times. While this is shown to be common between all  
167 connectors, there will likely be some variation, for example the Gigabit connector might not have separate  
168 clock and data pins.

169 **Trace:** A form of debugging where processor or system activity is made externally visible in real-time or  
170 stored and later retrieved for viewing by an applications developer, applications program, or, external  
171 equipment specializing observing system activity.

172 **Trace Channel:** A group of one or more signals and a clock that move trace information from the TS to the  
173 DTS. There may be more than one Trace Channel between the TS and DTS.

174 **Trace Data Protocol:** The implementation-specific encoding of a particular type of trace by a particular  
175 module.

176 **Trace Port:** An output port for the transmission of real-time data indicating the operation of the target (e.g.,  
177 program execution and/or data bus transactions). Data transmitted across the Trace Port may be generated  
178 by hardware, software instrumentation, or by a mixture of the two. This does not include trace collected on-  
179 chip for later upload.

180 **Trace Port Analyzer (TPA):** An external hardware unit for collecting data transmitted from the Trace Port.  
181 The data might be stored locally in real time before uploading to the host debug tools for later analysis by  
182 the user, e.g., a logic analyzer or a unit customized to record trace information would both qualify.

183 **Trace Wrapper Protocol (TWP):** A protocol that wraps trace from different sources in to a single stream  
184 for simultaneous capture by a single TPA. See [MIPI04] and [MIPI04a].

185 **Trigger:** An indication that a specific system event has occurred. A trigger may be an input to the TS, a  
186 signal within the TS, or an output from the TS. The response to the trigger is determined by the entity to  
187 which the trigger is sent.

## 2.2 Abbreviations

188 e.g. For example (Latin: *exempli gratia*)  
189 i.e. That is (Latin: *id est*)

## 2.3 Acronyms

190 AC Alternating Current  
191 BIST Built-in Self-Test  
192 CCC Common Command Code  
193 CPU Central Processing Unit  
194 DACS Debug Access and Control Subsystem  
195 DDR Double Data Rate  
196 DFT Design for Test  
197 DIP Data Integrity Package  
198 DIVS Debug Instrumentation and Visibility Subsystem  
199 DNI Debug Network Interfaces  
200 DPI Debug Physical Interfaces

201	DSP	Digital Signal Processor
202	DTC	Debug and Test Controller
203	DTI	Debug and Test Interface
204	DTS	Debug and Test System
205	DTT	Debug and Test Target
206	GbD	Gigabit Debug
207	GbT	Gigabit Trace
208	HTI	High-speed Trace Interface
209	HW	Hardware
210	I3C	Improved Inter Integrated Circuit
211	ID	Identifier
212	IEEE	Institute of Electrical and Electronics Engineers
213	IP	Intellectual Property
214	IPS	Internet Protocol Sockets
215	IPR	Intellectual Property Rights
216	ISTO	Industry Standards and Technology Organization
217	JTAG	Joint Test Action Group
218	microSD	Micro Secure Digital
219	MMC	MultiMediaCard
220	NIDnT	Narrow Interface for Debug and Test
221	nTRST	Not Test Reset
222	OFM	Original Functional Mode
223	OS	Operating System
224	PC	Personal Computer or Program Counter
225	PCB	Printed Circuit Board
226	PHY	Physical Interface
227	POR	Power on Reset
228	PTI	Parallel Trace Interface
229	RF	Radio Frequency
230	RTCK	Return Test Clock
231	SIM	Subscriber Identity Module
232	SoC	System on a Chip
233	SPP	SneakPeek Protocol
234	SPTB	SneakPeek Transfer Block
235	STM	System Trace Module

236	STP	System Trace Protocol
237	STS	Silicon Test Subsystem
238	SW	Software
239	SWD	Serial Wire Debug
240	SyS-T	System Software Trace
241	TAP	Test Access Port
242	TCK	Test Clock
243	TCKC	Test Clock Compact
244	TCP	Transmission Control Protocol
245	TDI	Test Data Input
246	TDIC	Test Data Input Compact
247	TDO	Test Data Output
248	TDOC	Test Data Output Compact
249	TDP	Trace Data Protocol
250	TMS	Test Mode Select
251	TMSC	Test Mode Select Compact
252	TPA	Trace Protocol Analyzer
253	TS	Target System
254	TWP	Trace Wrapper Protocol
255	UDP	User Datagram Protocol
256	USB	Universal Serial Bus
257	WG	Working Group

### 3 References

- 258 [MIPI01] *MIPI Alliance Recommendation for Debug and Trace Connectors*, version 1.10.00 and  
259 higher, MIPI Alliance, Inc., 16 March 2011.
- 260 [MIPI02] *MIPI Alliance Specification for Parallel Trace Interface (PTI<sup>SM</sup>)*, version 2.0, MIPI  
261 Alliance, Inc., 3 May 2011.
- 262 [MIPI03] *MIPI Alliance Specification for System Trace Protocol (STP<sup>SM</sup>)*, version 2.2, MIPI  
263 Alliance, Inc., 21 August 2015.
- 264 [MIPI04] *MIPI Alliance Specification for Trace Wrapper Protocol (TWP<sup>SM</sup>)*, version 1.00.00, MIPI  
265 Alliance, Inc., 23 February 2010.
- 266 [MIPI04a] *MIPI Alliance Specification for Trace Wrapper Protocol (TWP<sup>SM</sup>)*, version 1.1, MIPI  
267 Alliance, Inc., 3 September 2014.
- 268 [MIPI05] *MIPI Alliance Specification for Narrow Interface for Debug and Test (NIDnT<sup>SM</sup>)*, version  
269 1.2, MIPI Alliance, Inc., 17 August 2017.
- 270 [MIPI06] *MIPI Alliance Specification for SneakPeek<sup>SM</sup> Protocol (SPP<sup>SM</sup>)*, version 1.0 and higher,  
271 MIPI Alliance, Inc., 3 March 2015.
- 272 [MIPI07] *MIPI Alliance Specification for Gigabit Debug for USB*, version 1.1, MIPI Alliance, Inc.,  
273 12 October 2017.
- 274 [MIPI08] *MIPI Alliance Specification for Gigabit Debug for Internet Protocol Sockets*, version 1.0,  
275 MIPI Alliance, Inc., 20 May 2016.
- 276 [MIPI09] *MIPI Alliance Specification for High-Speed Trace Interface (HTI<sup>SM</sup>)*, version 1.0, MIPI  
277 Alliance, Inc., 10 March 2016.
- 278 [MIPI10] *MIPI Alliance Specification for System Software Trace (Sys-T<sup>SM</sup>)*, version 1.0, MIPI  
279 Alliance, Inc., 1 December 2017.
- 280 [MIPI11] *MIPI System Software Trace (MIPI Sys-T) – Example Code*, [https://github.com/MIPI-  
281 Alliance/public-mipi-sys-t](https://github.com/MIPI-Alliance/public-mipi-sys-t), MIPI Alliance, Inc., last accessed 4 April 2018.
- 282 [MIPI12] *MIPI Alliance Specification for Debug for I3C*, version 1.0, MIPI Alliance, Inc., In Press.
- 283 [MIPI13] *MIPI Alliance Specification I3C<sup>SM</sup>*, version 1.1, MIPI Alliance, Inc., In Press.
- 284 [MIPI14] *MIPI Alliance Specification I3C Basic<sup>SM</sup>*, version 1.0, MIPI Alliance, Inc., In Press.
- 285 [IEEE01] IEEE Std 1149.1<sup>TM</sup>-2001, *Standard for Test Access Port and Boundary-Scan  
286 Architecture*, Institute of Electrical and Electronic Engineers, 2001.
- 287 [IEEE02] IEEE Std 1149.7<sup>TM</sup>-2009, *Standard for Reduced-Pin and Enhanced-Functionality Test  
288 Access Port and Boundary Scan Architecture*, Institute of Electrical and Electronic  
289 Engineers, 2009.
- 290 [ISTO01] IEEE-ISTO 5001<sup>TM</sup>-2012, *The Nexus 5001 Forum<sup>TM</sup> Standard for a Global Embedded  
291 Processor Debug Interface*, version 3.0.1, IEEE- Industry Standards and Technology  
292 Organization, 2012.
- 293 [ARM01] ARM<sup>®</sup> CoreSight<sup>TM</sup> Architecture Specification, version 2.0, ARM Limited, 2013.
- 294 [AUR01] *Aurora 8B/10B Protocol Specification*, SP002 (v2.3), Xilinx, Inc., 145  
295 [http://www.xilinx.com/support/documentation/ip\\_documentation/aurora\\_8b10b\\_protocol  
296 \\_spec\\_sp002.pdf](http://www.xilinx.com/support/documentation/ip_documentation/aurora_8b10b_protocol_spec_sp002.pdf), 1 October 2014.



297 [USB01] *USB 3.1 Device Class Specification for Debug Device*, Revision 1.0, <http://www.usb.org>,  
298 14 July 2015.

This page intentionally left blank.


## 4 Debug System

### 4.1 System Framework

299 The modern systems on a chip often have complex Debug and Test architectures. In a simplistic view, the  
300 modern SoC Debug and Test architecture can be broken down into the following major subsystems:

- 301 • **Debug Access and Control Subsystem (DACS)** – This subsystem provides a path for the DTS to  
302 obtain direct access to application visible system resources (registers and memory). It also  
303 provides bidirectional communication for configuration and control of debug specific modules in  
304 the TS. The communication between the debug and the DACS is generally implemented via one  
305 of the following (this is not an exhaustive list):
  - 306 • Serial scan via a dedicated Debug and Test interface on the device
  - 307 • Memory mapped using a dedicated debug interconnect or in some cases the application visible  
308 system interconnect
  - 309 • A proprietary communication protocol and interface on the device boundary
- 310 • **Debug Instrumentation and Visibility Subsystem (DIVS)** – This subsystem provides  
311 communication and storage of data generated by debug instrumentation modules (like processor  
312 and system trace) in the target system. DIVS communication path to the DTS is usually via high-  
313 speed serial or trace interfaces and is generally unidirectional.
- 314 • **System Test Subsystem (STS)** – This subsystem supports communication between the DTS and  
315 the on-chip logic used for production test (boundary scan, BIST, etc.). Access to the STS is  
316 generally accomplished via serial scan.
- 317 • **Debug Physical Interfaces (DPI)** – The physical interfaces that support debug at the SoC  
318 boundary and on the PCB.
- 319 • **Debug Network Interfaces (DNI)** – The internal interfaces that allow debug and trace data to be  
320 transmitted to and from the DTS on functional networks. This communication is with dedicated  
321 intelligent resources (sometimes called the *Debug Butler*) that possibly:
  - 322 • Enable *bare metal* debug on systems where the normal functional communication management  
323 is not yet functioning
  - 324 • Allow debug to minimize or eliminate the use of functional resources for managing debug  
325 communications

326 **Figure 1** provides a top-level view of how all the pieces of the Debug and Test architecture are integrated  
 327 on a device.



**Figure 1 MIPI Debug Generic System Framework**

328

## 4.2 The MIPI Debug and Test System

329 The MIPI Debug WG effort does not address all the functional blocks in the generic framework. The  
 330 Debug WG standards and recommendations focus on device and board interfaces and protocols. There is  
 331 also an effort to standardize on communications for debug instrumentation (i.e., trace protocols), but with a  
 332 generic approach that maintains compatibility with protocols that already exist. **Figure 2** illustrates the  
 333 areas of the framework that are targeted by the various MIPI Debug specifications and recommendations  
 334 addressed in this document.





Figure 2 MIPI Debug Documentation and the Debug Architecture

336 **Figure 3** shows a more detailed block diagram showing how the generic debug framework can be realized  
 337 across an entire multiple-chip system. The devices share the basic debug, trace and functional interfaces.  
 338 Basic run control can be provided via the shared debug connection. Trace transport can utilize a shared link  
 339 dedicated to trace or a standard application visible network. In all cases, the footprint of the debug  
 340 interface to the tools is greatly reduced.



341

**Figure 3 Example MIPI System Overview**

## 5 Debug Physical Interfaces (DPI)

### 5.1 Parallel Trace Interface (PTI) Specification

#### 5.1.1 Trace and Debug Overview

342 It has become an accepted axiom that as the complexity of an embedded system increases, the need for  
343 system designers and developers to obtain visibility into the behavior of the system increases  
344 proportionally. One of the most common methods for providing this visibility is to provide a streaming  
345 interface on an embedded System on a Chip. This interface can be used to export data about system  
346 functionality and behavior to a host system for analysis and display. Since the data exported on this  
347 interface often allows developers to reconstruct (or “trace”) some portion of system activity, these types of  
348 interface have commonly been referred to as Trace Interfaces or Trace Ports. Examples of trace data  
349 include:

- 350 • The instruction execution sequence for one or more embedded processors. This is commonly  
351 referred to as Program Counter (PC) Trace.
- 352 • Data bus transactions made by an embedded processor core. This is commonly referred to as Data  
353 Trace.
- 354 • Snapshots of transactions on the system interconnect(s). This is commonly referred to as System  
355 Trace.
- 356 • Streaming output from instrumented application code. This is commonly referred to as  
357 Instrumentation Trace.

358 The bandwidth requirements for the common trace functions listed above often compel system designers to  
359 implement the trace interface as a parallel interface with multiple data signals and a clock. For purposes of  
360 this document, the trace interface will subsequently be referred to as the Parallel Trace Interface or PTI.

5.1.2 Relationship to MIPI Debug Architecture

361 **Figure 4** shows the standard MIPI debug architecture highlighting the functional areas addressed by the  
 362 PTI specification.




Figure 4 PTI in the MIPI Debug Architecture


363



### 5.1.3 Trace Scenarios


364 A typical embedded system may have one or more HW modules that produce trace data. The typical flow  
365 is outlined below and illustrated in *Figure 5*.

- 366 • Debug and Test Targets (DTTs) reside in the Target System (TS).
- 367 • Trace modules inside a DTT contain one or more HW sub-modules that capture the system  
368 transactions with the required data. See the Trace Collect block in *Figure 5*.
- 369 • One or more HW modules encode or compress the data into an implementation specific  
370 encoding(s). These encoding(s) are called the Trace Data Protocols (TDPs). See the Trace Format  
371 block in *Figure 5*.
- 372 • One or more HW modules export the encoded data to the DTC using device pins. The interface  
373 used to transfer this data is the Parallel Trace Interface or PTI. See the Trace Export block in  
374 *Figure 5*.
- 375 • The DTC captures the data.
- 376 • The data is decoded and analyzed using the DTS.



377  
**Figure 5 Example System with PTI**

378 Note that only HW modules directly responsible for producing the data and clock of a PTI are required to  
 379 implement a PTI. **Figure 6** shows how the PTI implementation is dependent upon system configuration.



**Figure 6 PTI Layers within a System**

381 The scenario for Trace Module 0 is reasonably straightforward. The module itself is directly connected to a  
 382 dedicated PTI on the device boundary and the module is responsible for implementing the PTI.

383 The scenario for Trace Modules 1–3 is slightly more complex. Here multiple modules export trace through  
 384 a device level pin manager or mux. This management logic is only responsible for controlling which pins  
 385 on the device PTI are assigned to the device internal trace clients. It does not produce the data and clock  
 386 signals for the PTI but only routes them from the various trace modules. Thus the individual trace modules  
 387 are required to implement the PTI. Since the pin manager routes the internal PTI signals to the device  
 388 boundary, there is also a PTI at the device pins.

389 The scenario for Trace Modules 4–6 shows a system where multiple trace modules provide data over a  
 390 proprietary trace interconnect. This system allows data to be combined or interleaved in some fashion  
 391 before export. The interleaving and export module implements the PTI and the individual trace modules  
 392 communicate using implementation specific protocols that are beyond the scope of this document.

### 5.1.3.1 Multi-Point Trace Connections


393 Version 2 of the PTI specification expands the interface description to include a shared trace connection  
394 where multiple PTI interfaces are merged through a single connector on a PCB board. Multi-point PTIs are  
395 very useful for supporting trace on fielded systems that have multiple trace-enabled ASICs but only a single  
396 connector (with limited data pins) for interfacing to an external DTC. A standard example would be a  
397 mobile terminal with an application and modem SoC and a single MIPI NIDnT connection.

398 Devices can be configured to drive data on a subset of the PTI signals on their boundaries. The PTI signals  
399 are merged at the connector, but only one PTI is driving any given data signal. The clock for all the  
400 interfaces is supplied from an external source (generally the DTC). *Figure 7* shows an example with four  
401 devices (each with 4-pin PTIs) sharing a connector with each of them only exporting on a single pin.

402 A similar configuration is shown in *Figure 8*, but in this scenario only two devices are active and the port is  
403 shared as 3 pins and 1 pin. These are just examples, and the multi-point routing scheme defined in this  
404 document supports varying PTI widths and numbers of devices.


405 Providing these enhanced features requires new operating modes for the clock and data portions of a PTI.

- 406 • Clock Modes
  - 407 • PTI-out-clock Mode – The PTI sources the clock along with the data
  - 408 • PTI-in-clock Mode – The clock for the PTI is an input to the module driving the PTI data
- 409 • Data Modes
  - 410 • Point-to-point Data Mode – Data indexes are fixed on the PTI
  - 411 • Multi-point Data Mode – Data indexes may shift across the PTI



412

**Figure 7 Multi-Point PTI with 4-Pin Trace and Four Devices Sharing the Connector**



413

**Figure 8 Multi-Point PTI with 4-Pin Trace and Two Devices Sharing the Connector**

#### 5.1.4 Detailed Specification

414 For details of the MIPI PTI, consult the document: MIPI Alliance Specification for Parallel Trace Interface,  
415 *[MIP102]*.

## 5.2 High-speed Trace Interface (HTI) Specification

### 5.2.1 Overview

416 Transferring data off-chip from high performance embedded microprocessor cores requires a data port with  
 417 sufficient trace data bandwidth. Parallel port implementations such as MIPI Parallel Trace Interface (PTI),  
 418 [MIPI02], employ a clock synchronous parallel interface, using as many as 32 parallel data lines to provide  
 419 the required bandwidth. Increasing CPU clock speeds and use of multiple processor cores demand  
 420 increasing data port bandwidth, while at the same time the number of I/O pins used for the data port is  
 421 being reduced to facilitate lower cost and a higher level of SOC/ASIC integration.

422 MIPI High-speed Trace Interface (HTI) is a serial implementation of the data port, taking advantage of  
 423 available high-speed serial interface technology used in interfaces such as PCI Express®, DisplayPort™,  
 424 HDMI®, or USB, provides higher transmit bandwidth with fewer I/O pins compared with a parallel  
 425 implementation. Unlike protocol specifications in the MIPI Gigabit Debug portfolio, such as [MIPI08],  
 426 HTI is not designed to be used over the high-level protocols implemented by interfaces such as PCI  
 427 Express, but is intended to re-use the low-level physical high-speed portions of those interfaces, in a bare-  
 428 metal environment.

### 5.2.2 Relationship to the MIPI Debug Architecture

429 **Figure 9** shows the standard MIPI debug architecture highlighting the functional areas addressed by the  
 430 HTI specification.




Figure 9 HTI in the MIPI Debug Architecture

431

### 5.2.3 HTI Details

432 HTI defines a method to transport a single stream of trace information over a channel consisting of one to  
433 eight high-speed serial lanes, using the Aurora 8B/10B protocol [*AUR01*]. HTI uses the serial simplex  
434 mode of Aurora to transmit data in one direction from TS to DTS.

435 The HTI specification supports transmission of either the MIPI STP [*MIPI03*] protocol or MIPI TWP  
436 [*MIPI04a*] protocol over an HTI channel.

437 The HTI specification consists of the following aspects:

- 438 • The LINK layer, which defines how the trace is packaged into the Aurora 8B/10B protocol.
- 439 • The PHY layer, which defines the electrical and clocking characteristics.
- 440 • A programmer's model for controlling HTI and providing status information.

441 In addition to the trace information, the HTI LINK layer provides the ability to include:

- 442 • Optional CRC data, to assist in detecting errors in the trace transmission.
- 443 • Optional User Flow Control messages, to indicate additional information about the trace data  
444 stream.

### 5.2.4 Detailed Specification

445 For details on HTI, consult the MIPI Alliance Specification for High-speed Trace Interface (HTI),  
446 [*MIPI09*].


### 5.3 Debug Connector Recommendations

#### 5.3.1 Dedicated Debug Connector Overview

447 Board developers, debug tools vendors and test tool vendors all benefit when the number of connectors and  
 448 connector pin mappings used to support Debug and Test is minimized. To this end, MIPI Alliance is  
 449 promoting a set of connectors and mappings that address a wide variety of debug use scenarios.

#### 5.3.2 Relationship to the MIPI Debug Architecture

450 *Figure 10* shows the standard MIPI debug architecture highlighting the functional areas addressed by the  
 451 connector recommendation.




452 **Figure 10 Connectors in the MIPI Debug Architecture**



### 5.3.3 Basic Debug Connectors

453 As the connector was not part of the original IEEE 1149.1 JTAG standard, a large number of different  
454 JTAG connectors have emerged. The MIPI recommendation of standard connectors promotes convergence  
455 toward a minimum set of debug connectors. The scalable 0.05 inch Samtec FTSH connector family  
456 provides a cheap, small and robust target connection and is available in many variants (including lockable  
457 ones) from multiple connector vendors. The pin-out allows scaling of the debug connection to meet  
458 different requirements. This includes very small footprint connections (down to 10 pins), legacy JTAG  
459 support (including vendor specific pins) and system level trace support (STM).




460 **Figure 11 Basic Debug PCB (left) and Cable End Connector (34-pin Samtec FTSH)**

### 5.3.4 High-Speed Parallel Trace Connectors

461 Many debug tools vendors support target systems with high-speed trace interfaces. These tools utilize a  
462 number of different mating connectors.

463 The *MIPI Alliance Recommendation for Debug and Trace Connectors, [MIPI01]*, document defines two  
464 connectors for supporting high-speed trace and basic debug. The first connector is only intended for  
465 backwards-compatible designs. The second connector is recommended for new designs. The goal is to have  
466 this recommendation define a “de facto” industry standard for the trace connection and thus lessen the  
467 burden on target system and tools developers that need to support a large number of different mating  
468 connections.

469 The recommended trace connector is a 60 pin Samtec QSH/QTH connector. The signal to pin mapping,  
470 which is defined in the recommendation, supports one run control and several trace configurations. The  
471 different trace configurations use up to 40 data signals and up to 4 clock signals. To minimize complexity,  
472 the recommendation defines four standard configurations with one, two, three or four trace channels of  
473 varying width.



474 **Figure 12 Recommended Samtec QSH/QTH Connector**

### 5.3.5 Detailed Documentation

475 For details of the MIPI recommended connectors and connector pin mappings, consult the document: MIPI  
476 Alliance Recommendation for Debug and Trace Connectors, *[MIPI01]*.

## 5.4 Narrow Interface for Debug and Test (NIDnT) Specification

### 5.4.1 Overview

477 The MIPI Debug Working Group has standardized a way to utilize functional interfaces for debug or test.  
478 This technology is called NIDnT (Narrow Interface for Debug and Test). It allows better debug support in  
479 production or near-production mobile terminal units.

480 NIDnT technology defines low pin count, reliable, and high performance, debug interfaces that can be used  
481 in deployed mobile terminal units. These interfaces provide access to basic debug, trace of application  
482 activity, and HW test capability by reusing already existing functional interfaces. In some cases these  
483 interfaces are accessible at the packaged boundary of a mobile terminal. This technology provides the  
484 means to use functional interfaces for either functional or debug purposes. One or more functional  
485 interfaces (e.g. MMC card slot for trace and USB for basic debug) may be used to provide debug capability.  
486 NIDnT technology does not aim to replace current technologies such as debugging via a serial interface  
487 (e.g. GDB using a UART, or on-device debug agent).

### 5.4.2 Relationship to the MIPI Debug Architecture

488 **Figure 13** shows the standard MIPI debug architecture highlighting the functional areas addressed by the  
489 NIDnT specification.





Figure 13 NIDnT in the MIPI Debug Architecture

### 5.4.3 NIDnT Details

491 NIDnT technology has the potential for changing the product development paradigm as it provides for the  
 492 use of one or more of a mobile terminal's functional interfaces for debug. This can extend the availability  
 493 of the debug capabilities used in the early stages of product development to the latter stages. This is  
 494 especially valuable when these interfaces are available at the boundary of the mobile terminal's actual  
 495 physical enclosure in the product's final form factor. This change in the product development paradigm is  
 496 described in the following paragraphs.

497 During the early stages of product development, IEEE 1149.1/1149.7/SWD/I3C based basic debug, trace of  
 498 application activity, and software messages sent over simple streaming interfaces like serial ports are  
 499 typically used for debug. Historically, much of this product development is performed using test or  
 500 development boards. These boards provide dedicated and readily-accessible Debug and Test interfaces for  
 501 connecting the tools. A system with a dedicated debug interface is shown in **Figure 14**.




502 **Figure 14 Example of System with a Dedicated Debug Interface**

503 In most cases, a mobile terminal product's final form factor does not have dedicated Debug and Test  
 504 interfaces as these interfaces are not propagated to the boundary of the product's physical enclosure. This  
 505 hampers the identification of bugs present at this point in the product development.

506 A mobile terminal might include a proprietary JTAG connector that requires some disassembly (e.g.  
 507 removing the battery cover and battery) and the use of a test fixture. The physically invasive process of  
 508 accessing this connector could itself cause bugs or RF performance issues to disappear, or new ones to  
 509 appear.

510 **Figure 15** shows how NIDnT technology extends the use of functional interfaces for Debug and Test  
511 purposes. It creates a dual use functional interface by multiplexing the debug signals with the normal  
512 function signals within the SoC in a manner that is similar to a switch. Connecting either the normal  
513 function or the debug function to the interface connects that function's inputs and outputs to the interface.  
514 Disconnecting either the normal function or debug function from the interface connects its inputs to  
515 inactive default values that create the function's inert operation while leaving its outputs unused. For  
516 example, a SoC could multiplex an IEEE 1149.7 Test Access Port (TAP) and a Parallel Trace Interface  
517 (PTI) over the functional I/Os that normally provide a microSD interface. In this case, the IEEE 1149.7  
518 TAP could be used for both basic debugging and as a control channel for the trace function that utilizes the  
519 PTI interface.



520 **Figure 15 Example of System with NIDnT Capability**

521 It is expected that adapters will be used to connect a product's NIDnT Interface (e.g. microSD interface, or  
522 USB) to the MIPI Debug Connectors (as defined in [MIPI01]). The use of an adapter provides for  
523 debugging the product in its final form factor with standard debug tools, as the adapter remaps the signals  
524 presented by the tools on these standard debug connectors to the appropriate positions on the functional  
525 connectors.

#### 5.4.4 Debug and Test Capabilities Supported by NIDnT Overlay Modes

526 A NIDnT Interface supports an operating mode that provides all functional operation of the interface  
527 (Overlay Mode 0, also called the Original Functional Mode (OFM)) and one or more non-OFM Overlay  
528 Modes (Overlay Modes 1 through n) providing debug and test capability.

529 The debug and test capabilities that can be supported with these Overlay Modes are listed below with their  
530 associated pin counts shown in parenthesis. These capabilities might be mixed and matched to provide one  
531 or more combinations of debug and test capability within the limitations (pin count and drive  
532 characteristics) of a specific functional interface or combination of interfaces. The combinations supported  
533 for a specific NIDnT Interface are outlined in interface-specific sections of the NIDnT specification.

534

**Table 1 Summary of Test/Debug Capabilities Supported by NIDnT**

Capability	Interface with Single-Ended Electricals	Interface with Differential Electricals
Basic Debug	<b><u>2-pin (Min-Pin) Debug</u></b> <ul style="list-style-type: none"> <li>• IEEE 1149.7 [IEEE02]</li> <li>• Serial Wire Debug [ARM01]</li> <li>• UART</li> <li>• I3C</li> <li>• Vendor Defined Single-Ended Debug</li> </ul>	<b><u>4-pin High-Speed Debug</u></b> <ul style="list-style-type: none"> <li>• Vendor Defined Differential Debug</li> </ul>
	<b><u>5-pin Legacy Debug</u></b> <ul style="list-style-type: none"> <li>• IEEE 1149.1 [IEEE01]</li> </ul>	
	<b><u>6-pin Modified Legacy Debug</u></b> <ul style="list-style-type: none"> <li>• Modified IEEE 1149.1 Standard with return clock (deprecated)</li> </ul>	
Trace	<b><u>Single-Ended Trace</u></b> <ul style="list-style-type: none"> <li>• Parallel Trace Interface [MIPI02]</li> <li>• Vendor Defined Single-Ended Trace</li> </ul>	<b><u>High-Speed Trace</u></b> <ul style="list-style-type: none"> <li>• High-Speed Trace Interface (HTI) [MIPI09]</li> <li>• Vendor Defined Differential Trace</li> </ul>
User Defined	Vendor Defined Single-Ended	Vendor Defined Differential

535 The trace function can either run with a clock shared with the 2-pin Min-Pin debug interface or run with an  
536 independent clock. If the focus is on maximum trace bandwidth, a shared clock provides the largest number  
537 of trace data pins, but ties the data rate of each data pin to the clock rate of the 2-pin Min-Pin debug  
538 interface.

539 Non-OFM Overlay Modes that support debug, i.e., that switch some of the NIDnT Interface pins to being  
540 used for Basic Debug signals, are called Debug Overlay Modes (see table in the NIDnT Specification,  
541 [MIPI05]).

#### 5.4.5 Functional Interfaces that are NIDnT Candidates

542 The current version of the NIDnT Specification addresses the reuse of the following interface:

- 543 • microSD
- 544 • USB (USB 2.0 and USB Type-C™)
- 545 • Display (HDMI and DisplayPort (DP))

546 Future versions of the NIDnT Specification might support other interfaces including, but not limited to:

- 547 • SIM (smart card)
- 548 • UniPro

#### 5.4.6 Detailed Specification

549 For details of NIDnT technology, consult: MIPI Alliance Specification for Narrow Interface for Debug and  
550 Test (NIDnT), [MIPI05].

## 6 Debug Access and Control Subsystem (DACs)

### 6.1 IEEE 1149.7 Debug and Test Interface Specification

551 The IEEE 1149.7 standard [IEEE02] supports the needs of both Debug and Test. It is a superset of the  
552 IEEE 1149.1 standard [IEEE01] and represents a natural evolution of this standard. This approach  
553 preserves the industry's hardware and software investments in the IEEE 1149.1 standard since its inception.  
554 While this is not a MIPI specification, the min-pin debug effort started in MIPI, so it is included here to  
555 help complete the debug framework. The standard:

- 556 • Provides a substantial, yet scalable set of additional debug related capability
- 557 • Supports multiple connection topologies
  - 558 • Four-wire series or star
  - 559 • Two-wire star
  - 560 • Halves the width of the interface in two-wire star configurations while maintaining performance

561 Six capability classes (T0-T5) are supported, with the implementer selecting the capability class  
562 implemented. A class defines both mandatory and optional capability. Class capability increases  
563 progressively, with the capability of a class including the capability of all lower numbered classes.

564 Capability classes T0-T2 support operation with the four-wire Test Access Port (TAP) (defined by the IEEE  
565 1149.1 standard) connected in a four-wire series topology. Each of these classes incrementally extends the  
566 IEEE 1149.1 capability while using only the Standard Protocol defined by the IEEE 1149.1 standard.

567 Capability classes T3 additionally supports deployment in a four-wire star topology.


568 Capability classes T4-T5 provide for implementing devices with either a four-wire TAP (IEEE 1149.1 style)  
569 or a two-wire TAP (unique IEEE 1149.7 style). Devices with the four-wire TAP configuration can be  
570 operated in all connection topologies. Devices with the two-wire TAP configuration can be operated only in  
571 a two-wire scan topology.

572 The T4-T5 classes incorporate the Advanced Protocol. The Advanced Protocol provides for the joint use of  
573 the TAP for real-time system instrumentation, classic debug, and test, using only the TCKC and TMSK  
574 signals as it:


- 575 • Redefines the functionality of the IEEE 1149.1 TCKC and TMSK signals
- 576 • Eliminates the need for the TDIC and TDOC signals
- 577 • Allows the use of the TAP for both scan and non-scan data transfers

578 The combination of a two-wire TAP and use of the Advanced Protocol provides the capability of a five-  
579 wire IEEE 1149.1 TAP using only two signals, plus additional system debug capability.

580 A high-level view of the IEEE 1149.7 interface connectivity between a DTS and TAPs within the TS is  
 581 shown in **Figure 16**. Both the four-wire (wide) and two-wire (narrow) TAP configurations are shown with  
 582 an optional test reset signal. A deprecated non-standard return clock signal is also comprehended with the  
 583 four-wire configuration (the use of this and other non-standard signals is strongly discouraged by the  
 584 standard).



Although TCKC is shown as bidirectional it is sourced by either the DTS or the TS



585

**Figure 16 DTS to TS Connectivity**

586 All capability classes begin operation using the Standard Protocol. IEEE 1149.7 operation is compatible  
 587 with IEEE 1149.1 from power-up, with the function of TCK(C) and TMS(C) signals providing the  
 588 functionality (or a superset thereof) of the TCK and TMS signals that is specified by the IEEE 1149.1  
 589 standard.

590 All IEEE 1149.7 based devices may be implemented in a manner that allows their use in system  
 591 configurations where there is:

- 592 • A mix of components implementing different capability classes
- 593 • A mix of connection topologies


594 The DTS can use facilities defined by the standard to determine the following:

- 595 • The types of connection topologies deployed within the TS
- 596 • The component mix with the TS:
  - 597 • 1149.1 components
  - 598 • 1149.7 components + class of each component



### 6.1.1 Relationship to MIPI Debug Architecture

599 **Figure 17** shows the standard MIPI debug architecture highlighting the functional areas addressed by the  
600 IEEE 1149.7 standard.



601 **Figure 17 IEEE 1149.7 in the MIPI Debug Architecture**

### 6.1.2 Detailed Specification


602 For details of the 1149.7 specification, consult the document: IEEE 1149.7 Standard for Reduced-pin and  
603 Enhanced-functionality Test Access Port and Boundary Scan Architecture **[IEEE02]**.

## 6.2 SneakPeek Specification

604 The SneakPeek framework is intended to enable debugging of a Target System via standard network  
 605 connection. This is accomplished by moving a portion of the Debug and Test Controller function onto the  
 606 SoC. These embedded DTC functions can be reached by network communication links that previously  
 607 have not been leveraged for *DTC-like* debug. SneakPeek also leverages a significant portion of the on-chip  
 608 debug infrastructure. As a result, DTC tools that previously used dedicated debug links (e.g. 1149.7 or PTI)  
 609 can easily be ported to work in a SneakPeek framework through simple network adaptor layers. The  
 610 identical capabilities realized via the dedicated debug interfaces should be available via SneakPeek (with  
 611 possible performance penalties).

### 6.2.1 Relationship to MIPI Debug Architecture

612 **Figure 18** shows the standard MIPI debug architecture highlighting the functional areas addressed by the  
 613 SneakPeek specification.



614 **Figure 18 SneakPeek in the MIPI Debug Architecture**

### 6.2.2 Overview


615 The SneakPeek Protocol (SPP) is used to communicate between a Debug Test System (DTS) and a mobile  
 616 terminal Target System (TS). This communication facilitates using Debug Applications (typically  
 617 software) within the DTS to debug the operation of the TS.

618 The SneakPeek Protocol abstracts the system designer from dedicated debug communication interfaces  
 619 such as JTAG and replaces them with the familiar mechanism of address-mapped read and write  
 620 transactions to enable the Debug Applications to observe, interrogate and adjust the Target System. These

621 transactions might be addressed to main system memory, special function memories, or address-mapped  
622 peripherals within the TS.

623 If the system requires legacy dedicated debug communication interfaces to be used internally within part of  
624 a system then these could be constructed by a dedicated address-mapped peripheral within the Target  
625 System that is then accessed by the DTS via SneakPeek.

626 **Figure 19** illustrates the route by which one or more debug software applications in a DTS utilize  
627 SneakPeek Memory Agents within a TS to perform address-mapped transactions for them.




628

**Figure 19 Overview of SneakPeek System**

629 The basic communication units used by SneakPeek are SneakPeek Command Packets sent from the DTS to  
630 the TS, and SneakPeek Response Packets sent from the TS to the DTS. To provide more efficient  
631 interactions with the communication network, the DTS packs typically many Command Packets into a  
632 single SneakPeek Transfer Block (SPTB) before handing this over to the network driver for transmission to

633 the TS. Similarly, the TS packs typically many Response Packets into a single SPTB for transmission to  
 634 the DTS.

635 **Figure 20** shows how the SneakPeek Protocol is built on top of existing network infrastructure.



636

**Figure 20 SneakPeek Protocol and Network Stacks in DTS and TS**

637 In summary:

- 638 • The DTS sends SneakPeek Command Packets grouped into SPTBs to the TS over a data  
 639 communication network.
- 640 • These Command Packets cause an action or effect in the TS, typically an address-mapped read or  
 641 write transaction. The Command Engine generates a Response Packet corresponding to each  
 642 Command Packet (with some special case exceptions).
- 643 • The TS sends SneakPeek Response Packets grouped into SPTBs to the DTS over the data  
 644 communication network.
- 645 • The SneakPeek Packets in a stream have a defined order at their source and are interpreted in this  
 646 order at their destination. The SneakPeek Protocol is not concerned with actual transmission order

647 over the physical or other layers of the network stack, but assumes that the network reconstructs  
648 the original order before handing off the SneakPeek Packets at their destination.

### 6.2.3 TinySPP

649 TinySPP is an “optimized” version of SPP, focusing on low-bandwidth interfaces (e.g., I3C) and “tiny”  
650 implementations. TinySPP provides a reduced feature-set and “coexists” with SPP. Reducing the size of  
651 the Command and Response Packets is done by assuming certain behaviors and by placing some  
652 restrictions on these interfaces. These restrictions and assumptions are usually acceptable as a tradeoff for a  
653 smaller and simpler implementation more tailored for lower bandwidth and/or half-duplex interfaces.

### 6.2.4 Detailed Specifications

654 The SneakPeek Protocol Specification version 1.0 is published with version 2.0, which will include the  
655 TinySPP additions, currently under development in the MIPI Debug Working Group. Version 2.0 is  
656 expected to be adopted by the MIPI Board 1H2019.

657 For details of the SneakPeek Protocol, consult the document: MIPI Alliance Specification for SneakPeek  
658 Protocol, [*MIPI06*].

## 7 Debug Instrumentation and Visibility Subsystem (DIVS)

### 7.1 Instrumentation and Visibility Subsystem Overview

659 The DIVS is basically a network or interconnect that allows trace data to flow from various sources to the  
660 trace data sink (generally the DTS). The DIVS architecture provides a rich set of features that can be  
661 utilized to effect this purpose:

- 662 • Trace protocols such as the System Trace Protocol (STP) that provide a standard encoding for  
663 trace from multiple different HW and SW sources.
- 664 • Trace merge protocols such as the Trace Wrapper Protocol (TWP) that can be used to combine  
665 many different trace streams into a single stream of data for easy transport management.
- 666 • Trace network protocols like the Gigabit Trace (GbT) and network adaptor specifications that  
667 define how trace data should be formatted for transport over standard network links.

### 7.2 System Trace Protocol (STP) Specification

668 Real-time trace has become an indispensable tool for debugging and optimizing embedded systems. This  
669 trace can come from a variety of sources, including:

- 670 • Trace components monitoring processor instruction and data flow.
- 671 • Instrumentation in the software running on a processor.
- 672 • Trace components monitoring activities outside the processor.

673 Each trace source has its own protocol, and these protocols share a number of common required features.  
674 The System Trace Protocol (STP) is a base protocol which provides these common features.


675 The advantages of this shared approach are:

- 676 • Reuse reduces the time and cost of designing new protocols, as well as IP and tools supporting  
677 them.
- 678 • Commonality of features enables greater interoperability, for example by providing time  
679 correlation between multiple trace streams.
- 680 • A robust base protocol ensures common protocol design mistakes are avoided.

681 The STP specifications were developed to leverage the advantages listed above. STP was not intended to  
682 supplant or replace the highly optimized protocols used to convey data about processor program flow,  
683 timing or low-level bus transactions. It is anticipated that STP data streams will exist side by side with  
684 these optimized protocols as part of a complete debug system.

### 7.2.1 Relationship to MIPI Debug Architecture

685 **Figure 21** shows the standard MIPI debug architecture highlighting the functional areas addressed by the  
686 STP specifications.



687 **Figure 21 STP in the MIPI Debug Architecture**

### 7.2.2 Protocol Overview

688 STP was developed as a generic base protocol that can be shared by multiple, application-specific trace  
689 protocols. STP was not intended to supplant or replace the highly optimized protocols used to convey data  
690 about processor program flow, timing or low-level bus transactions. STP is designed so that its data streams  
691 coexist with these optimized protocols as part of a complete debug system. The STP protocol is now in its  
692 second generation (STPv2) which is backward compatible with the first generation.

693 STPv2 includes the following features:

- 694 • A trace stream comprised of 4-bit frames (nibbles)
- 695 • Support for merging trace data from up to 65536 independent data sources (Masters)
- 696 • Up to 65536 independent data Channels per Master
- 697 • Basic trace data messages that can convey 4, 8, 16, 32, or 64 bit wide data
- 698 • Time-stamped data packets using one of several time stamp formats including:
  - 699 • Gray code
  - 700 • Natural binary
  - 701 • Natural binary delta
  - 702 • Export buffer depth (legacy STPv1 timestamp that requires DTC support)
- 703 • Data packet markers to indicate packet usage by higher-level protocols
- 704 • Flag packets for marking points of interest (for higher-level protocols) in the stream

- 705 • Packets for aligning time stamps from different clock domains
- 706 • Packets for indicating to the DTC the position of a trigger event, which is typically used to control
- 707 actions in the DTC; for example to control trace capture
- 708 • Packets for cross-synchronization events across multiple STP sources
- 709 • Support for user-defined data packets
- 710 • Facilities for synchronizing the trace stream on bit and message boundaries
- 711 • Optional support for data integrity protection of the trace stream
- 712 • Add data integrity package (DIP) to facilitate error detection over noisy connections


713 **Figure 22** shows the conceptual hierarchy of the different terms described in this specification. The clouds

714 are elements from the data model.

715 A stream of STP packets generally contains data from a number of different Masters, which in turn may

716 each have a number of different Channels. These two levels of hierarchy may be used, for example, to

717 distinguish different software applications (Channels) running on different processors (Masters).




718

**Figure 22 Conceptual Hierarchy of STP Masters and Channels**

719 **Figure 23** shows an example of a target system that utilizes a module implementing the System Trace

720 Protocol. In this example, the STP data is transferred to the DTC across a PTI.




721

**Figure 23 STM in a Target System**



722 The timing diagram in **Figure 24** shows an example of the STP packets that might be transferred to the  
723 DTC in such a system. This example shows the end of a synchronization sequence followed by a series of  
724 16-bit data packets on Channel 4 of Trace Source (Master) 3.



725

**Figure 24 Example STP Packet Sequence**

### 7.2.3 Detailed Specification

726 For details of MIPI STP, consult the document: MIPI Alliance Standard for System Trace Protocol  
727 Specification Version 2.2, [MIPI03].

## 7.3 Trace Wrapper Protocol (TWP) Specification

### 7.3.1 Overview

728 The Trace Wrapper Protocol (TWP) enables multiple source trace streams to be combined (merged) into a  
729 single trace stream. The basic principle is that the source trace streams (byte streams) can be assigned  
730 system unique IDs. A wrapping protocol is then used to encapsulate all the streams in the system  
731 identifying them with these IDs. This protocol also includes provisions for synchronizing the merged  
732 output stream and providing inert packets for systems that cannot disable continuous export of data. It has  
733 optional facilities for indicating to the Debug and Test Controller (DTC) the position of a trigger event,  
734 which is typically used to control actions in the DTC, for example to control trace capture.

735 This specification is complementary to the MIPI Alliance Specification for Parallel Trace Interface (PTI),  
736 *[MIPI02]*, and to the MIPI Gigabit Debug network adaptor specifications, such as *[MIPI07]*. It is intended  
737 to be used by any module or layer that merges multiple trace data streams. The ultimate destination of the  
738 merged streams might include:


- 739 • Host debug tools via a dedicated trace export interface (PTI)
- 740 • On-chip capture into a dedicated trace buffer
- 741 • On-chip capture into general system memory
- 742 • Host debug tools via a functional network (GbD)

743 This specification is also complementary to the MIPI Alliance Specification for System Trace Protocol,  
744 *[MIPI03]*, enabling a trace output to be shared between sources that implement STP and logic that  
745 implements other trace protocols.

746 This specification is equivalent to the Trace Formatter Protocol specified in the ARM® CoreSight™  
747 Architecture Specification, *[ARM01]*.

### 7.3.2 Relationship to MIPI Debug Architecture

748 **Figure 25** shows the standard MIPI debug architecture highlighting the functional areas addressed by the  
749 TWP specification.



**Figure 25 TWP in the MIPI Debug Architecture**

### 7.3.3 TWP Features

751 The features of TWP are summarized below:

- 752 • Allows up to 111 source trace streams to be represented as a single stream and later separated by
- 753 either hardware or software.
- 754 • Requires low additional bandwidth.
- 755 • Minimizes the amount of on-chip storage required to generate the protocol.
- 756 • Permits any source trace stream to be used, regardless of its data format.
- 757 • Is suitable for high-speed real-time separation of the component trace streams.
- 758 • Is a bit stream that can be exported using any transport that supports bit stream data.
- 759 • Can be efficiently stored to memory whose width is a power of two for later retrieval.
- 760 • Has facilities for synchronization points so decode can be accomplished even if the start of the
- 761 trace is lost.
- 762 • Has facilities for indicating to the Debug and Test Controller (DTC) the position of a trigger event,
- 763 which is typically used to control actions in the DTC, for example to control trace data capture.
- 764 • Has facilities for padding the data output for scenarios where a transport interface cannot be idled
- 765 and valid data is not available.

### 7.3.4 TWP Description


766 Each trace source, whose output is to be wrapped by TWP, is given a 7-bit trace source ID. The trace  
 767 consists of a number of Trace Fragments, each consisting of an ID indicating the source of the trace and at  
 768 least one byte of data.

769 If the source trace stream cannot be naturally represented using a stream of bytes, then an additional  
 770 protocol specific to the source trace stream has to be implemented in order to convert the source trace  
 771 stream into a stream of bytes.

### 7.3.5 Layers

772 TWP is split into the following layers:

- 773 • Layer T1: Flow Control. This layer enables TWP to be used over a connection which requires  
 774 continuous communication, for example PTI in situations where the clock cannot be stopped.
- 775 • Layer T2: Alignment Synchronization. This layer enables the alignment of frames in Layer T3 to  
 776 be determined.
- 777 • Layer T3: Data. This layer conveys trace data using 128-bit frames.



778

**Figure 26 Example Use Cases for Layers T1, T2 and T3**

### 7.3.6 Detailed Specification

779 For details of MIPI TWP, consult the document: MIPI Alliance Specification for Trace Wrapper Protocol,  
 780 *[MIPI04]* and *[MIPI04a]*.

## 7.4 Gigabit Trace (GbT)

### 7.4.1 Summary


781 One of the primary functions of the DIVS is to provide means to organize on-chip data and transport it to  
 782 an external Debug and Test System for analysis. Historically, this data path used dedicated interfaces on  
 783 the SoC boundary (the Parallel Trace Interfaces introduced earlier). In some system scenarios, however, it  
 784 is desirable to transport the trace data via networks and interfaces which are shared with traffic sent by the  
 785 mission mode (normal) functions of the device. Leveraging functional interfaces and transports for debug  
 786 enhances the capabilities of the debug systems in scenarios where debug over dedicated interfaces is  
 787 difficult or impossible. Gigabit Trace (GbT) focuses on the sharing of standard communication channels  
 788 for debug.

789 The GbT architecture is a layered system. The GbT System facilitates packaging trace data as a stream of  
 790 GbT Network messages suitable for transport over a shared network and/or interconnect. It defines a  
 791 network independent set of data packets that are shared (but not required) by all network transports.

792 A Gigabit Trace system also requires a Network Adaptor that consumes GbT Network Messages and  
 793 produces a message stream compatible with the targeted transport. The network adaptor layers are  
 794 generally called Gigabit Debug Adaptors since they often support other network capable debug protocols  
 795 like SneakPeek. The goal is to define MIPI Gigabit Debug network adaptor specifications for all the  
 796 common transports found in mobile systems.

### 7.4.2 Relationship to MIPI Debug Architecture

797 **Figure 27** shows the standard MIPI debug architecture highlighting the functional areas addressed by the  
 798 Gigabit Trace specifications.




**Figure 27 Gigabit Trace and the MIPI Debug Architecture**


### 7.4.3 Gigabit Trace System Overview

800 The TWP has facilities to readily adapt trace streams for export over the high-speed network interfaces  
 801 present on mobile systems. As these functional interfaces are now supporting extremely high data rates, the  
 802 term Gigabit Trace (GbT) has been coined. In a GbT system, the trace stream can co-exist on the network  
 803 link with other (functional) data traffic and the debug tooling is an application layer client on the network.  
 804 This approach enables trace capture in fielded systems where dedicated debug connections are not  
 805 available. It also enables trace capture in the DTS using any host system (such as a high performance PC)  
 806 that supports a high-speed network interface and can store data at high data rates.

807 **Figure 28** and **Figure 29** show a typical GbT system and the data flow in the TS and the DTS. These  
 808 figures are abstract functional diagrams that illustrate data flow through the system. The individual blocks  
 809 only define functions that likely exist in the system, not HW or SW modules with defined interfaces and  
 810 behaviors.



811 **Figure 28 Typical GbT Configuration and Data Flow (TS)**



812

**Figure 29 Typical GbT Configuration and Data Flow (DTC and DTS)**

813 Note that in the TS, the GbT data path may optionally use the low-level OS to merge trace data with other  
814 (functional) network streams. This is obviously more intrusive to the system function than a direct data path  
815 to the lower levels of the network stack (also shown). A more SW-intensive system might ease the  
816 complexity of the HW required to support GbT and it is anticipated that both approaches will be utilized.

817 The MIPI GbT solution builds on the MIPI TWP data primitives. The MIPI GbT solution uses a GbT  
818 Network Adaptor (in the TS and DTS) to isolate generic GbT from the properties of a specific Network  
819 Stack. A typical GbT system might adapt trace for export over a USB interface (USB 2.0 or 3.0 depending  
820 on bandwidth requirements).

821 The MIPI Debug Working Group will produce independent specifications defining how a GbT system can  
822 be realized on various transport networks. These *Adaptor* specifications will provide the details on how to  
823 map the GbT framework outlined in this Annex to specific constraints and capabilities of a particular  
824 transport network.

#### 7.4.4 Requirements Summary

825 A GbT system generally addresses the following requirements:

- 826 • Provides a mechanism to convey high bandwidth trace data over a transport network.
- 827 • Compatible with a variety of transport networks.
  - 828 • Packages trace data streams into network-independent messages.
- 829 • Builds on existing network protocol specifications (referred to as the functional or transport  
830 network).

#### 7.4.5 Detailed Specification

831 The details of the Gigabit Trace framework are outlined in an annex to the MIPI Alliance Specification for  
832 Trace Wrapper Protocol, version 1.1. This specification is currently under development in the MIPI Debug  
833 Working Group and it is expected to be adopted by the MIPI Board in 1H2014.

834 For details of the Gigabit Trace framework, consult the document: MIPI Alliance Specification for Trace  
835 Wrapper Protocol, [*MIPI04a*].

## 7.5 STP and TWP in the DIVS

836 At first inspection, it might seem that STP and TWP have significant functional overlap. Both support the  
837 merging of trace data from multiple trace sources. They also have facilities for stream synchronization and  
838 alignment. A more detailed analysis, however, reveals that the protocols are optimized for different  
839 capabilities and the differences in the protocols actually complement each other in a complex trace  
840 infrastructure.


841 TWP has a very uniform packet structure that is optimized for encoding and decoding interleaved byte  
842 streams. The protocol can be implemented easily in HW and the ability to switch active trace streams on  
843 any byte boundary decreases the amount of buffering required to support frame creation. The fixed data  
844 frame also simplifies mapping TWP to some other transport protocol payload (the GbT scenario). TWP is  
845 thus ideal for trace data paths where many high-bandwidth trace sources are merged before export on a  
846 high-performance link.

847 These high-throughput requirements extend into the DTS as well. The fixed frames of TWP enable efficient  
848 decode of the captured trace stream. The DTC hardware can remove lower-level link maintenance packets  
849 (synchronization and padding) before the higher-level data is stored. This type of filtering is highly  
850 desirable when supporting systems where constraints dictate that the trace interface cannot be halted (e.g. a  
851 multi-point data mode PTI).

852 While STP also supports merging of trace streams, the protocol also provides features that assist high-level  
853 trace protocol (e.g. time stamps, frame markers, and hierarchical source IDs). These features greatly  
854 decrease the complexity at the trace source. These sources do not have to worry about supporting their own  
855 methods of time stamping or frame marking within their own protocols. The hierarchical IDs enable  
856 support for complex trace topologies (e.g. SW message traces from multiple processes on multiple CPUs).  
857 Supporting these features increases the complexity of a module merging the data from various sources into  
858 an STP stream. Since the interleaving boundary for STP is the non-fixed STP message boundary, the  
859 modules implementing STP might require significant buffering and pipelining to achieve high throughput.  
860 STP is thus ideal for trace data paths that might not have extreme bandwidth requirements but support  
861 many trace sources (such as SW threads or small HW modules) generating trace.



862 **Figure 30** shows an example of a DIVS architecture that uses the various MIPI protocols and specifications  
 863 in a layered approach to trace export. SW and HW messages, encoded as STP messages (comprised of STP  
 864 packets) are transferred on the trace interconnect. High-bandwidth processor trace byte streams are also  
 865 present on this interconnect. These various trace byte streams are interleaved using TWP and the packets  
 866 are either exported directly to the pins or collected into GbT Network Messages for adaptation to a  
 867 functional network protocol.



868

**Figure 30 Example Trace Architecture**

## 7.6 System Software Trace (SyS-T) Specification


### 7.6.1 Overview

869 System SW Trace (SyS-T) is a format for transporting software traces and debugging information between  
 870 a mobile or mobile influenced target system (TS) running embedded software, and a debug and test system  
 871 (DTS), typically a computer running one or more debug and test applications (debuggers and trace tools).  
 872 SyS-T is primary an OS independent SW tracing protocol, but it can also be used on bare-metal or OS  
 873 environments.

874 The purpose of SyS-T is to provide a common trace format to exchange information between a TS and a  
 875 DTS. Mobile platforms/ SoCs contain many different SW agents. For different operating systems there  
 876 exist different, specific tracing solutions. There is no common solution existing across different SW/ FW  
 877 and HW agents. MIPI SyS-T is aiming to fill this gap.

### 7.6.2 Relationship to MIPI Debug Architecture

878 **Figure 31** shows the standard MIPI debug architecture highlighting the functional areas addressed by the  
 879 SyS-T specification.




**Figure 31 SyS-T in the MIPI Debug Architecture**

880

### 7.6.3 Usage

881 SyS-T provides a platform independent general purpose trace protocol and SW instrumentation library.  
882 SyS-T defines a variety of trace messages ranging from simple UTF-8 based text and printf() style  
883 messages to complex binary data payloads. SyS-T is suitable for trace data generation from non-OS, bare-  
884 metal environments, as well as OS kernel and user mode software. The SyS-T specification enables vendor  
885 independent trace debug tools development for environments that don't already provide an established trace  
886 standard. It does so by separating the trace generation on the TS from the decoding on the DTS into  
887 independent tasks.

888 Today's mobile platforms or SoCs contain multiple agents that are producing traces send from a TS.  
889 Different agents can be seen as independent from each other regarding trace generation. Additional logic  
890 like a trace arbiter is used to combine the agents trace data fragments together into a single platform level  
891 data stream. SyS-T does not replace the trace arbiter step. SyS-T is used directly inside the agents for  
892 generating the SyS-T trace data the gets send to the trace arbiter. A system implementing SyS-T therefore  
893 owns one to many independent SyS-T instances, depending on how many agents are using the SyS-T  
894 tracing method.



895 **Figure 32 SyS-T Instances in a Target System**

### 7.6.4 SyS-T Instrumentation Library

896 The SyS-T Data Protocol generation is provided by a portable "C"-Language based software library called  
897 SyS-T Instrumentation Library [MIP111]. The SyS-T Instrumentation Library provides a function style API  
898 (referred to as the SyS-T API) to software using pre-processor macros. This library serves as the reference  
899 implementation for a SyS-T Data Protocol generator. The usage of this library is optional. Vendor-specific  
900 implementations are allowed as long as the output is compatible with the SyS-T Data Protocol.

### 7.6.5 Detailed Specification

901 For details of SyS-T technology, consult: MIPI Alliance Specification for System Software Trace (SyS-T),  
902 *[MIPI10]*. This specification is available to MIPI members and to the public through the MIPI website. In  
903 addition to the specification, the Open Source code for the SyS-T Instrumentation Library with an example  
904 implementation is posted on GitHub, *[MIPI11]*.

## 8 Debug Network Interfaces (DNI)

### 8.1 Gigabit Debug (GbD) Specification


#### 8.1.1 Overview

905 Gigabit Debug (GbD) is the blanket terminology for mapping debug capabilities to a particular functional  
906 network. Unlike NIDnT, the network interface and protocol stack function normally. Gigabit Debug just  
907 defines how to adapt the SneakPeek and Gigabit Trace functions so that they can co-exist with other  
908 network traffic (as normal application layer functions). While the goal of a GbD system is to minimize  
909 intrusiveness of debug on regular system functions, it is acknowledged that some debug capabilities (like  
910 trace) may require significant network bandwidth and will thus have the potential for significant impact to  
911 the normal system.

912 The current effort focuses on mapping the network independent MIPI SneakPeek Protocol and Gigabit  
913 Trace framework to networks commonly found in mobile systems. Some of the items addressed in Gigabit  
914 Debug Specifications include:

- 915 • Connection/session initialization and de-initialization
- 916 • Network link management
- 917 • Packaging of MIPI protocol messages into network messages
- 918 • Mapping aspects of Basic Debug and Trace functionality to network features
- 919 • Network error handling


920 *Figure 33* shows how the Gigabit Debug Adaptor specifications complement the specific MIPI debug  
921 protocol specifications.



922

Figure 33 Gigabit Debug Functional Block Diagram

923 One of the fundamental features of GbD functionality is that it co-exists with non-debug network clients  
 924 and can operate quite effectively in multi-node networks that are commonplace today. **Figure 34** illustrates  
 925 how GbD and non-debug network traffic are integrated in such networks.




926

**Figure 34 GbD in a Multiple-Node Network**

### 8.1.2 Relationship to MIPI Debug Architecture

927 **Figure 35** shows the standard MIPI debug architecture highlighting the functional areas addressed by the  
928 Gigabit Debug specifications.



929

**Figure 35 Gigabit Debug and the MIPI Architecture**

### 8.1.3 Detailed Specifications

930 Currently, the Gigabit Debug Specification addresses the following functional networks:

- 931 • USB
  - 932 • For details of the Gigabit Debug adaptors for USB, consult the document: MIPI Alliance
  - 933 Specification for Gigabit Debug for USB, *[MIP107]*.
  - 934 • Supports both a MIPI-defined extension to standard USB Descriptors and the Debug Device
  - 935 Class Descriptor as given by the Device Class Specification for Debug, *[USB01]*.
- 936 • TCP and UDP over Internet Protocols
  - 937 • For details of the Gigabit Debug adaptors for Internet Protocol (IP) sockets, consult the
  - 938 document: MIPI Alliance Specification for Gigabit Debug for Internet Protocol Sockets,
  - 939 *[MIP108]*.

940 Other functional networks will be addressed in future Gigabit Debug Specifications.

## 8.2 Debug for I3C (ongoing)

### 8.2.1 Overview

941 The Debug for I3C Specification describes methods for using the Improved Inter Integrated Circuit (I3C) as  
942 a bare-metal, minimal-pin interface to transport debug controls and data between a DTS and a TS. Current  
943 debug solutions, such as JTAG [IEEE01] and ARM® Serial Wire Debug [ARM01], are statically  
944 structured which leads to limited scalability regarding the accessibility of debug components/devices.  
945 Also, when looking at the new requirements of near future technologies, such as 5G, and  
946 environments/markets, such as IoT, there are gaps that need to be addressed. The Debug for I3C  
947 Specification targets these gaps and shortcomings by using the capabilities of I3C to handle debug  
948 connectivity on buses that are dedicated for debug or shared with functional transfers, handling the debug  
949 network topology in a dynamic fashion.

950 The Debug for I3C Specification is based on the MIPI Specification for I3C [MIPI13] and relies on the  
951 multi-mastering and multi-drop capabilities of the specification. The Debug for I3C Specification uses the  
952 existing common command codes (CCC) as defined by [MIPI13] as well as defining debug-specific CCC  
953 to handle debug communication and trace messaging. In-band interrupts (IBI) are also used as a method of  
954 debug event and other communications initiated by the TS.

955 A Debug for I3C implementation can be used with I3C interfaces that implement either the MIPI  
956 Specification for I3C Basic [MIPI14] or the fully featured MIPI Specification for I3C v1.1 or later  
957 [MIPI13]. Either specification can be used as the foundation for a Debug for I3C implementation.

958 The Debug for I3C Specification allows for different designs where the I3C bus could be shared with non-  
959 debug communication. Whether the I3C bus is shared or dedicated for debug, the specification also allows  
960 for different DTS access points and allows for an externally connected DTS. The multi-mastering  
961 capability allows the DTS to be connected as either the main master (usually with dedicated debug I3C  
962 buses) or as a secondary master (usually with shared I3C buses).

### 8.2.2 Relationship to MIPI Debug Architecture

963 *Figure 36* shows the standard MIPI debug architecture highlighting the functional areas addressed by the  
964 Debug for I3C Specification.






Figure 36 Debug for I3C in the MIPI Debug Architecture

### 8.2.3 Detailed Specification

The Debug for I3C Specification version 1.0 is currently under development in the MIPI Debug Working Group and is expected to be adopted by the MIPI Board mid-2019. This specification will be released to both MIPI members and the public. For details of the technology, consult: MIPI Alliance Specification for Debug for I3C, [MIPI12].

This page intentionally left blank.

## Participants

The following list includes those persons who participated in the Working Group that developed this Supporting Document and who consented to appear on this list.

Eddie Ashfield, MIPI Alliance (Staff)

Enrico Carrieri, Intel Corporation

Gary Cooper, Texas Instruments Incorporated

Patrik Eder, Intel Corporation

John Horley, ARM Limited

Rolf Kuehnis, Intel Corporation

Stephan Lauterbach, Lauterbach GmbH

Andrea Martin, Lauterbach GmbH

Laura Nixon, MIPI Alliance (Staff)

Jason Peck, Texas Instruments Incorporated

Norbert Schulz, Intel Corporation

This page intentionally left blank.