



## **I3C Application Note: Virtual Devices and Virtual Targets**

**For MIPI I3C® v1.1+ and I3C Basic<sup>SM</sup> v1.1.1+**

**App Note Version 1.0  
30 August 2021**

MIPI Board Approved 4 September 2021 – Approved for Public Release  
**Public Release Edition**

This is an informative document, not a MIPI Specification.

Various rights and obligations that apply solely to MIPI Specifications (as defined in the MIPI Membership Agreement and MIPI Bylaws) including, but not limited to, patent license rights and obligations, do not apply to this document.

This document is subject to further editorial and technical development.

**NOTICE OF DISCLAIMER**

The material contained herein is provided on an “AS IS” basis. To the maximum extent permitted by applicable law, this material is provided AS IS AND WITH ALL FAULTS, and the authors and developers of this material and MIPI Alliance Inc. (“MIPI”) hereby disclaim all other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of negligence. ALSO, THERE IS NO WARRANTY OR CONDITION OF TITLE, QUIET ENJOYMENT, QUIET POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD TO THIS MATERIAL.

IN NO EVENT WILL ANY AUTHOR OR DEVELOPER OF THIS MATERIAL OR MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL, CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR ANY OTHER AGREEMENT RELATING TO THIS MATERIAL, WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled by any of the authors or developers of this material or MIPI. Any license to use this material is granted separately from this document. This material is protected by copyright laws, and may not be reproduced, republished, distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related trademarks, service marks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance Inc. and cannot be used without its express prior written permission. The use or implementation of this material may involve or require the use of intellectual property rights (“IPR”) including (but not limited to) patents, patent applications, or copyrights owned by one or more parties, whether or not members of MIPI. MIPI does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any IPR or claims of IPR as respects the contents of this material or otherwise.

Without limiting the generality of the disclaimers stated above, users of this material are further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the contents of this material; (b) does not monitor or enforce compliance with the contents of this material; and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance with MIPI specifications or related material.

Questions pertaining to this material, or the terms or conditions of its provision, should be addressed to:

MIPI Alliance, Inc.  
c/o IEEE-ISTO  
445 Hoes Lane, Piscataway New Jersey 08854, United States  
Attn: Managing Director

# Contents

<b>Figures</b> .....	<b>v</b>
<b>Tables</b> .....	<b>vi</b>
<b>Release History</b> .....	<b>vii</b>
<b>1 Introduction</b> .....	<b>1</b>
1.1 Scope .....	1
<b>2 Terminology</b> .....	<b>2</b>
2.1 Definitions .....	2
2.2 Abbreviations.....	3
2.3 Acronyms.....	3
<b>3 References</b> .....	<b>4</b>
<b>4 Overview</b> .....	<b>5</b>
4.1 Supported Capabilities.....	5
4.2 Using Added Functionality .....	6
<b>5 Virtual Target Concepts</b> .....	<b>7</b>
5.1 Simple Integrated I3C Devices .....	9
5.1.1 Internal Topologies .....	10
5.1.2 Number of Virtual Targets in a Unit .....	13
5.1.3 Virtual Target Power Management.....	14
5.1.4 Bus Configuration Registers.....	14
5.1.5 Dynamic Address Assignment and Provisioned ID Management.....	15
5.2 Composite I3C Devices .....	17
5.2.1 Architectural Overview .....	17
5.2.2 Shared Peripheral Logic .....	18
5.2.3 Enabling Virtual Target Transactions.....	24
<b>6 Connecting to Other Buses via I3C Virtual Targets</b> .....	<b>26</b>
6.1 Common Concepts.....	26
6.1.1 Manager Function.....	27
6.1.2 Configuration of Downstream Virtual Targets .....	27
6.2 Bridge Devices.....	29
6.2.1 Architectural Overview .....	29
6.2.2 Bridge Manager Function.....	30
6.2.3 Initialization and Configuration.....	31
6.2.4 Bridged Endpoints Exposed as Virtual Targets .....	35
6.2.5 Bridged Devices and IBI .....	35
6.3 Routing Devices.....	36
6.3.1 Architectural Overview .....	36
6.3.2 Routing Manager Function.....	37
6.3.3 Downstream Bus Target Presentation.....	38
6.3.4 Support for Remote Downstream Buses .....	42
6.3.5 Support for Controller Role or Segment Secondary Controller .....	44

6.4	Hub Devices.....	46
6.4.1	Architectural Overview .....	47
6.4.2	Hub Manager Function.....	48
6.4.3	Isolation Logic and Transactions for Downstream Devices .....	49
6.4.4	Support for Open Drain Pull-Up Handling.....	52

## Figures

Figure 1 I3C Bus with I3C Devices and Virtual Targets .....	8
Figure 2 Integrated I3C Device with Targets as Hard IPs on a Die.....	11
Figure 3 Integrated I3C Device with Targets as Stacked Dies or Wafers.....	11
Figure 4 Integrated I3C Device with Targets Connected by Wire Interconnects .....	12
Figure 5 Integrated I3C Device with Targets Connected by Bridge or Interposer .....	12
Figure 6 Composite I3C Device with Virtual Targets and Shared Peripheral Logic.....	17
Figure 7 I3C Bridge Device with Virtual Targets and Bridged Endpoints .....	29
Figure 8 I3C Routing Device with Downstream I3C Buses as Virtual Targets.....	36
Figure 9 I3C Routing Device with Mapped Downstream Targets .....	41
Figure 10 I3C Routing Device with Remote Link to Downstream Bus.....	42
Figure 11 I3C Routing Device with Downstream Secondary Controller Capability .....	44
Figure 12 I3C Hub Device with Isolation Logic and Downstream Target Devices .....	47
Figure 13 I3C Hub Device using External Pin for Open Drain Pull-Up.....	52

## Tables

Table 1 Section 5 Subjects.....	7
Table 2 Comparison of I3C Device Integration Methods for Virtual Targets .....	13
Table 3 Application of RSTACT Defining Byte Values for Virtual Target Capable Devices.....	21

## Release History

Date	Version	Description
04-Sep-2021	v1.0	Initial Board approved release.

This page intentionally left blank.



## 1 Introduction

The MIPI I3C Bus interface [*MIP101*] is an evolutionary specification that improves upon the legacy I<sup>2</sup>C standard. It is designed to reduce the number of physical pins used in sensor system integration, and supports low-power, high-speed digital communication typically associated with UART and SPI interfaces.

I3C's main features include:

- In-Band Interrupts
- Dynamic Addressing
- Multi-Controller and Multi-drop capabilities
- Hot-Join support
- Backward compatibility with I<sup>2</sup>C

The I3C interface is expected to play a fundamental role in streamlining sensor integration in smartphones, wearables, and Internet-of-Things (IoT) devices. The I3C interface is also extensible to newer and more advanced use cases that go beyond the original scope of sensor integrations. This Application Note is intended to help users understand how the I3C Bus can be extended to support device virtualization using various types of composite I3C Devices, connections to other buses (including I3C Bus segments) and other advanced integrations of I3C Target functionality.

### 1.1 Scope

This Application Note on Virtual Devices and Virtual Targets is intended to guide three different groups:

- Those developing MIPI I3C Target Devices with advanced capabilities, to understand how these Devices can expose advanced Virtual Device capabilities and implement them while remaining compatible with MIPI I3C v1.1.
- System Designers who have to design systems that integrate such advanced MIPI I3C Devices, who need to know the implementation concerns with these advanced capabilities as well as the configuration aspects that need to be considered by a MIPI I3C Controller and its connected Host System.
- MIPI I3C Controller software considerations in the one or more Controller-capable Devices in the system. This includes users of both standardized Host Controller APIs and MCU/DSP firmware.

This Application Note has several parts, each focusing on a different area and covering both required considerations and optional ones, based on which advanced features are used in a given system. This approach makes it easier for any of the targeted groups to focus on what matters to them based on what configurations they will be working with.

This Application Note is also a complement to the *I3C Application Note: General Topics [MIP104]*, which covers many fundamental topics of integrating MIPI I3C Devices in a system, as well as other I3C Bus considerations that apply to all I3C Devices (i.e., electrical details and topology).

This Application Note is intended to be used together with the I3C Specification [*MIP101*]. Each Application Note section corresponds to one or more Specification sections, primarily focusing on Specification **Section 6, I3C Electrical Specifications**. The Application Note amplifies the Specification with additional context (e.g., analysis data to back up recommended use models) and details (e.g., specific usage notes for more advanced use cases) that would not be appropriate in a protocol specification.

## 2 Terminology

See also *Section 2* in the MIPI I3C Specification [MIPI01].

### 2.1 Definitions

**Active Controller:** The I3C Device that presently has control of the I3C Bus.

**Bridge Device:** As defined in the MIPI I3C Specification. A Device on the I3C Bus that allows conversion from the native I3C Bus protocol to another protocol (such as SPI, UART etc.).

**Controller:** An I3C Device (or Role embodied by such a Device) that is capable of controlling the I3C Bus.

**Note:**

*In previous versions of the I3C Specification, a Controller Device was called a “Master” Device. This Application Note uses the updated normative term “Controller.” Please note that the technical definition of such a Device, and its Role on an I3C Bus, are unchanged.*

**Downstream:** An I3C Bus or I3C Bus Segment that is subordinate to, or at a lower level of hierarchy compared to, another I3C Bus (or Bus Segment). A Downstream Bus Segment typically receives I3C transfer commands from its Upstream I3C Bus Controller (i.e., the Controller in charge of, or at a higher level of hierarchy), and these I3C transfer commands are passed or translated via an agent Device (such as a Bridge Device, Routing Device, or Hub Device) that spans both I3C Bus Segments.

**Hub Device:** An I3C Device that provides isolation between Upstream and Downstream I3C Bus Segments having different electrical parameters, while still allowing transactions to pass between segments.

**I3C Bus.** As defined in the MIPI I3C Specification.

**I3C Bus Segment:** An I3C Bus that exists within a hierarchy of several other I3C Buses, where a Bridge Device, Routing Device, or Hub Device acts as an agent that relays transfer commands and responses from one such I3C Bus to another Bus.

**Manager Function:** A Virtual Target presented by a Bridge Device, Routing Device or Hub Device that allows the I3C Controller to manage and control the Device itself, via Private Write/Read transfers and/or CCCs.

**Master:** Deprecated term, see Controller.

**Offline Capable:** As defined in the MIPI I3C Specification.

**Route:** As defined in the MIPI I3C Specification.

**Routing Device:** As defined in the MIPI I3C Specification. Device on the I3C Bus that allows conversations between two or more different I3C Buses (i.e., Bus Segments) through integrated logic on the given Device. The Routing Device (as distinct from a Bridge Device) buffers/queues the transactions using store-and-forward architecture, causing the Device to be non-transparent.

**Routing Target Function:** A Virtual Target presented by a Routing Device which exposes a Route and accepts Private Read or Private Write transactions to/from the Downstream I3C Bus Segment for that Route through the Routing Device, as well as CCCs to control the parameters for that Route. See also “Route” in the MIPI I3C Specification.

**Shared Peripheral:** Common logic of an I3C Device that handles low-level I3C Bus protocol, usually including FIFOs or other buffers for Virtual Targets, and an interface to the rest of the system that enables multiple applications, where each can present an individual Virtual Target. See “Peripheral” in the MIPI I3C Specification.

**Slave:** Deprecated term, see Target.

**System Designer:** Engineer designing a system that includes an I3C Bus.

**Target:** An I3C Device (or a Role embodied by such a Device) that can only respond to either Common or individual commands from a Controller. Some Targets can initiate In-Band Interrupt requests on the I3C Bus.

**Note:**

*In previous versions of the I3C Specification, a Target Device was called a “Slave” Device. This Application Note uses the updated normative term “Target.” Please note that the technical definition of such a Device, and its Role on an I3C Bus, are unchanged.*

**Target Reset:** The Target Reset mechanism allows the Controller to request a reset of specific Target Devices, including: reset of the I3C Peripheral, reset of the whole Device, and wake from deepest sleep. Target Reset uses a specialized pattern of Bus activity (specifically, an extension of the HDR Exit Pattern) that cannot occur in any other way in the I3C protocol.

**Upstream:** An I3C Bus or I3C Bus Segment that is in charge of, or at a higher level of hierarchy compared to, another I3C Bus (or Bus Segment). An Upstream Bus Segment has an I3C Bus Controller (i.e., Primary Controller) that directs the operations on one or more subordinate Downstream Bus Segments, connected via an agent Device (such as a Bridge Device, Routing Device, or Hub Device) that spans both I3C Bus Segments.

**Virtual Function:** A virtualized entity or endpoint that exists within an I3C Device and which can receive I3C transfer commands that imply actions or special transactions that affect other I3C Devices, such as those on a Downstream I3C Bus Segment. Virtual functions are typically associated with Virtual Targets presented to the Upstream I3C Bus Segment, and often have associated functions that suit the purpose and capabilities exposed by such an I3C Device.

**Virtual Target:** As defined in the MIPI I3C Specification. May act as, or be presented as, a uniquely addressable I3C Target on the I3C Bus.

**Virtual Target Detect Operation:** A method for determining which Virtual Targets share the same Peripheral logic within a particular I3C Device.

## 2.2 Abbreviations

e.g. For example (Latin: *exempli gratia*)

i.e. That is (Latin: *id est*)

## 2.3 Acronyms

BCR Bus Characteristics Register

CCC Common Command Code

DCR Device Characteristics Register

I3C MIPI Improved Inter Integrated Circuit interface or its Specification document *[MIP101]*

PID Provisional ID (i.e., 48-bit unique identifier for I3C Devices)

SoC System-on-Chip

VT Virtual Target

### 117 **3 References**

- 118 [MIP101] *MIPI Alliance Specification for I3C® (Improved Inter Integrated Circuit)*, version 1.1.1,  
119 MIPI Alliance, Inc., 11 June 2021 (MIPI Board Adopted 11 June 2021).
- 120 [MIP102] *MIPI Alliance Specification for I3C® (Improved Inter Integrated Circuit)*, version 1.1  
121 incorporating Errata 01, MIPI Alliance, Inc., 27 December 2019 (MIPI Board Adopted  
122 11 December 2019; Errata 01 approved 24 June 2020).
- 123 [MIP103] MIPI Alliance, Inc., “Current I3C Device Characteristic Register (DCR) Assignments”,  
124 <[https://www.mipi.org/MIPI\\_I3C\\_device\\_characteristics\\_register](https://www.mipi.org/MIPI_I3C_device_characteristics_register)>, last accessed  
125 4 September 2021.
- 126 [MIP104] *MIPI Alliance I3C Application Note: General Topics*, App Note version 1.0,  
127 MIPI Alliance, Inc., In Press.
- 128 [MIP105] *MIPI Alliance Specification for Debug for I3C<sup>SM</sup>*, version 1.0, MIPI Alliance, Inc.,  
129 21 April 2020 (MIPI Board Adopted 4 September 2020).

## 4 Overview

This Application Note describes several broad categories of information for Virtual Devices and Virtual Targets:

- Details of a few typical and supported capabilities, including different advanced capabilities. This covers the allowances and challenges presented by each such set of capabilities.
- Details of added functionality for such capabilities, including the set of which features are typically integrated together (i.e., used in concert) to build a typical, coherent use case.
- Integration aspects that are relevant for system designers and hardware/software integrators who need to make use of these capabilities, in order to enable a particular use case or present such capabilities to another Host using I3C.

### 4.1 Supported Capabilities

Readers developing aspects of such I3C-based systems should consult the relevant sections of this Application Note, which are intended to help avoid mistakes and to provide guidance not found in the I3C Specification [*MIPI01*].

Analysis data is provided to help understand the use cases and impacts of choosing to implement certain advanced capabilities relating Virtual Target behavior in a MIPI I3C Device. This analysis data could be used, for example, when choosing what features and capabilities to integrate into advanced I3C Devices that expose Virtual Targets on an I3C Bus, or into I3C Devices that bridge, present, or otherwise expose other downstream entities to an I3C Bus via standard I3C Read/Write transfers and/or CCCs using a given I3C content protocol.

It is anticipated that the nature of such I3C Devices, their use cases for a particular application, and the specific I3C content protocol chosen to access them might vary substantially. Implementers could make different choices for a particular implementation, due to the nature of the functionality that is exposed, or the aspects of downstream entities (i.e., devices on another bus, fabric or other interconnect) that are presented or virtualized as Virtual Targets. However, the core concepts of Virtual Target capabilities remain largely the same across the different classes of I3C Devices that expose or present Virtual Target capabilities or other similar I3C Device virtualization techniques that are described in this Application Note.

## 4.2 Using Added Functionality

The I3C Specification [MIPI01] includes optional extended functionality and the flexibility to allow for different use cases. Some of these use cases have implications for the System Designer and for software on the Controller.

The I3C Specification is focused on how each feature works from a protocol perspective; by contrast, this Application Note provides additional information on how that feature can be incorporated into a system. This additional information guides both assessments of whether it will be possible to accomplish what is wanted, as well as how to accomplish it.

Examples:

- Offering electrical guidance on simple Devices that integrate multiple I3C Targets (i.e., with no advanced capabilities or features)
- Defining the various types of buffers, queues, or other structures recommended or required in Shared Peripheral Logic for a composite I3C Device that presents multiple I3C Targets on the Bus, and allows an I3C Controller to interact with the I3C Targets using an I3C content protocol
- Understanding how the Target Reset Pattern and RSTACT CCC can be used to selectively reset certain functions or “endpoints” within an advanced I3C Device, and defining which Target Reset actions affect which internal entities or logic in such an I3C Device that presents multiple Virtual Targets
- Providing guidance on how Group Addresses and/or Multi-Lane configuration affects an I3C Device that supports and presents multiple I3C Targets on the Bus
- Enabling I3C Bridge Devices or I3C Routing Devices
- Enabling I3C Hub Devices that have advanced capabilities and include at least one Virtual Target that provides management of the Hub isolation circuitry

## 5 Virtual Target Concepts

This section discusses key guidelines that system integrators will want to follow, in order to implement various types of I3C Devices that embody the concept of Virtual Devices.

**Table 1 Section 5 Subjects**

Subject	Section
Simple Integrated I3C Devices with Virtual Targets	<b>5.1</b>
Composite I3C Devices presenting Virtual Targets	<b>5.2</b>
I3C Bridge Devices	<b>6.2</b>
I3C Routing Devices	<b>6.3</b>
I3C Hub Devices with advanced isolation capabilities	<b>6.4</b>

The configuration of a given I3C Bus will depend upon the characteristics of the I3C Devices intended to be active on that I3C Bus, as well as the use cases that drive the need for particular I3C Devices that expose or present Virtual Targets. For I3C Devices that present Virtual Targets on an I3C Bus, many implementation choices are possible, and this Application Note will interpret the requirements of Virtual Targets per the MIPI I3C Specification. This Application Note will also show the most common options as well as recommendations that can be applied to different situations.

*Figure 1* shows an example I3C Bus that contains a variety of I3C Devices that embody or present Virtual Targets, of the following types:

- **Simple integrated I3C Devices** with multiple Virtual Targets in a single unit such as a die, stack, or package (shown in the color purple)
- **Composite I3C Devices** using Shared Peripheral logic to present multiple Virtual Targets (shown in the color pink)
- **I3C Bridge Devices** that expose bridged Targets (i.e., to a different bus such as I<sup>2</sup>C or SPI) where each bridged endpoint is presented as an individual Virtual Target
- **I3C Routing Devices** that enable transactions to/from other I3C Buses, with each Downstream Bus segment exposed as a separate Virtual Target to which the I3C Controller can send Private Write/Read transactions
- **I3C Hub Devices** that provide electrical isolation for some I3C Targets on a Downstream I3C Bus Segment, but that do not change the fundamental nature of the I3C Bus protocol that the I3C Controller uses for transactions to/from these I3C Targets




Figure 1 I3C Bus with I3C Devices and Virtual Targets



## 204 **5.1 Simple Integrated I3C Devices**

205 Virtual Targets inside an I3C Device can be a simple integration of multiple I3C Target Devices that exist  
206 within the same physical unit or component, such as a replicated die, a die/wafer stack, or an integrated  
207 package. This integration relies on different methods that can combine multiple such units together, for the  
208 purpose of taking existing I3C Device implementations and bundling them together. Such steps could be  
209 taken to save space, to reduce physical integration costs, or to meet other platform design considerations  
210 without requiring a full re-design of existing I3C Device logic.

211 The specific nature of the integration method does not matter for this Application Note, but the core concepts  
212 below apply for any of the methods:

- 213 • Each I3C Target Device might otherwise exist in a separate instantiation, if it were manufactured  
214 and packaged separately (i.e., in a unit that included this I3C Device alone without other such I3C  
215 Devices).
- 216 • Each I3C Target Device could be separable from the other I3C Devices, and would neither expose  
217 nor rely on any other, more advanced Virtual Target capabilities (i.e., those described in other  
218 sections of this Application Note).

219 For many I3C Devices that present such Virtual Targets, the simple integration model is well suited to reusing  
220 existing I3C Device logic that can be packaged into a new form factor by a component designer.

### 221 5.1.1 Internal Topologies

222 For use cases that rely on existing I3C Device logic, a simple integration could consist of various types of  
223 I3C Devices that act as I3C Targets within the same unit as an integrated (i.e., combined) Device. In this  
224 manner, each I3C Target is a Virtual Target because it resides within the same physical Device, but does not  
225 necessarily possess any additional advanced functionality, nor advertise any additional Virtual Target  
226 capabilities on an I3C Bus.


227 There could be various topologies for such an integration. As examples, several models for topologies are  
228 provided:

- 229 • An I3C Bus that includes one such integrated I3C Device with multiple Virtual Targets could be  
230 similar to a “Star-on-Stick” Bus topology, as described in *Section 5.4* of the *I3C System*  
231 *Integrator’s Application Note [MIPI04]*.
- 232 • An I3C Bus that includes one such integrated I3C Device with multiple Virtual Targets could be  
233 similar to a “Daisy-Chain” Bus topology, as described in *Section 5.4* of the *I3C System*  
234 *Integrator’s Application Note [MIPI04]*.

235 Since all such Virtual Targets reside within the same physical unit, the internal distances (i.e., L2 and/or L3)  
236 can be expected to be considerably shorter than external distance L1 (i.e., the distance from the I3C Controller  
237 to the integrated I3C Device), and the “stub” distances to each individual Virtual Targets are directly  
238 controlled by the component designer.


- 239 • For integrations that consist of multiple existing silicon layouts (i.e., “hard IPs”) that are printed or  
240 replicated onto the same combined die, the internal distances and stub properties are directly based  
241 on the trace lengths between the pads in the combined die. However, the on-die traces or  
242 additional routes might not necessarily be replicated, and in some cases might need to be specially  
243 designed and integrated; whereas the “hard IPs” for the I3C Targets will likely be simple to  
244 replicate (see *Figure 2*).
- 245 • For integrations that consist of multiple wafers or dies that are printed or layered into a vertical  
246 stack, the internal distances and stub properties are a function of the die stacking parameters,  
247 which include the spacing distance as well as the type of die interconnect methods (e.g., wire  
248 bonding, see *Figure 3*).
- 249 • For integrations that consist of multiple dies within a package that are joined with various die-to-  
250 die interconnects that might take the form of bridges, interposers, or simple wires, the internal  
251 distances and stub properties are a function of the overall distance across such interconnects,  
252 which could be considerably longer than the other two examples above, and depend on the sizes of  
253 the dies and the locations of the pads (see *Figure 4* and *Figure 5*).

254 *Figure 2* through *Figure 5* illustrate examples of I3C Devices using each of the integration methods  
255 mentioned above and in Table 2.




256

Figure 2 Integrated I3C Device with Targets as Hard IPs on a Die



257


Figure 3 Integrated I3C Device with Targets as Stacked Dies or Wafers



258

259

**Figure 4 Integrated I3C Device with Targets Connected by Wire Interconnects**



260

**Figure 5 Integrated I3C Device with Targets Connected by Bridge or Interposer**

261

262

Each of these integration methods offers various advantages, but also poses different challenges as shown in **Table 2**.

263

**Table 2 Comparison of I3C Device Integration Methods for Virtual Targets**

Integration Method	Advantages	Challenges
<p><b>Hard IPs in Same Dies</b></p> <p><i>Figure 2</i></p>	<ul style="list-style-type: none"> <li>Allows reuse of existing verified hardened IPs</li> <li>On-die traces or routes provide more control over signal integrity</li> </ul>	<ul style="list-style-type: none"> <li>Could require silicon re-verification based on foundry process</li> <li>Some hard IPs might not be compatible on same foundry process</li> <li>Always requires new metal layers for on-die traces or routes between dies and pads</li> </ul>
<p><b>Stacked Dies or Wafers</b></p> <p><i>Figure 3</i></p>	<ul style="list-style-type: none"> <li>Works well for horizontally-constrained applications, or other situations where existing dies/wafers have been proven</li> </ul>	<ul style="list-style-type: none"> <li>Die/wafer thickness impacts vertical stack growth</li> <li>Possible interactions between individual dies/wafers in Z-axis</li> <li>Requires planning for die/wafer attachment</li> </ul>
<p><b>Multiple Dies using Wire Interconnects</b></p> <p><i>Figure 4</i></p>	<ul style="list-style-type: none"> <li>Simplest integration method for existing I3C Targets</li> <li>Can unite dies from diverse foundry processes or varying functions</li> </ul>	<ul style="list-style-type: none"> <li>Differing die sizes could prevent space-efficient integrations (in X-axis or Y-axis)</li> <li>Wire lengths and stub properties could be longer than with other methods</li> </ul>
<p><b>Multiple Dies using Bridge or Interposer</b></p> <p><i>Figure 5</i></p>	<ul style="list-style-type: none"> <li>Well-suited for larger integrations that also integrate other functionality (i.e., other than I3C Targets) and already need package and substrate design</li> </ul>	<ul style="list-style-type: none"> <li>Some dies might require pads that are suited for bridge or interposer connections, based on package and substrate choices</li> </ul>

264

**Note:**

265  
266  
267  
268  
269  
270  
271  
272

*If an I3C Bus includes multiple I3C Devices that approach the example topologies or embody the above die design methodologies for integrated Virtual Targets, then the overall topology becomes more complex, i.e., a combination of either “Star-on-Stick” or “Daisy-Chain” for the I3C Devices containing such Virtual Targets. In such cases, the overall I3C Bus topology could be more complex to model. However, the effects of such combined topologies are not expected to be significant, since the internal distances can be expected to be shorter than other methods of system design (i.e., boards or modules) and the “stub” properties can be understood and constrained by the component designer.*

273

**5.1.2 Number of Virtual Targets in a Unit**

274  
275  
276  
277  
278  
279  
280

Version 1.0 and version 1.1 of the I3C Specification specified that an I3C Bus could support up to 11 I3C Target Devices, based on typical electrical parameters including trace length and capacitive load for each separate Target Device. However, version 1.1.1 of the I3C Specification removes this limit (see **[MIP101]** at **Section 4.2.2**) and does not specify a maximum limit of I3C Target Devices. Component designers can calculate and publish the appropriate electrical parameters when designing integrated I3C Devices with multiple Virtual Targets, and System Designers should use these parameters to guide the overall system design of the I3C Bus.

### 281 5.1.3 Virtual Target Power Management

282 If multiple Virtual Targets reside within the same unit, and if each Target could theoretically have been  
283 packaged into its own separately I3C Device, then the integrated unit could also have per-Virtual Target  
284 power management capabilities, with varying levels of granularity as needed.

285 For example, the following optional capabilities could be implemented, at the discretion of the component  
286 designer:

- 287 • Separate power pins for each individual Virtual Target
- 288 • Global power pins providing power for all Virtual Targets
- 289 • Shared power pins providing power for some Virtual Targets, with other Virtual Targets powered  
290 by other pins (i.e., either separate, shared, or global)
- 291 • Global/shared power pins to the unit, with power management logic that provides direct power  
292 control for one or more individual Virtual Targets, based on out-of-band direct pin inputs (i.e.,  
293 signals sent from another control unit or Application Host)
- 294 • Global/shared power pins to the unit, with power management logic that provides automatic  
295 power control for one or more individual Virtual Targets, based on system conditions or  
296 Application Host configuration
- 297 • Global/shared power pins to the unit, with one Virtual Target providing in-band mechanisms to  
298 change the power states for the other Virtual Targets in the same unit, using I3C transactions to  
299 control power management logic (i.e., Private Writes/Reads or CCCs)

### 300 5.1.4 Bus Configuration Registers

301 The I3C Specification states that each Virtual Target shall have a Bus Configuration Register (BCR) that  
302 accurately describes its own configuration and capabilities (see [MIPI01] at Section 5.1.1.2).

303 Since a simple integrated I3C Device contains existing Target logic that has been instantiated with a new  
304 integration, each Virtual Target does not necessarily need to report any advanced Virtual Target capabilities  
305 using BCR Bit[4]. As a result, each of the Virtual Targets inside an integrated I3C Device will typically set  
306 BCR Bit[4] to 1'b0, unless:

- 307 • An individual Virtual Target is a Bridge Device (per version 1.0 of the I3C specification) and  
308 supports the SETBRGTGT CCC (see [MIPI01] at Section 5.1.9.3.17).
- 309 • An individual Virtual Target supports advanced Virtual Target capabilities (per version 1.1+ of the  
310 I3C Specification), including but not limited to Bridging, Routing, or exposing other Downstream  
311 Targets (i.e., advertising as a VT-capable Device, per [MIPI01] at Section 5.1.9.3.19).

#### 312 **Note:**

313 *The meaning and interpretation of BCR Bit[4] changed between version 1.0 and version 1.1+ of the*  
314 *I3C Specification. Starting with version 1.1+, BCR Bit[4] indicates support for one of several types of*  
315 *Virtual Target capabilities; see [MIPI01] at Section 5.1.1.2.1 for more details. The I3C Controller can*  
316 *determine whether a Virtual Target supports I3C version 1.1+ by reading BCR Bit[5] and by using the*  
317 *GETCAPS CCC, per [MIPI01] at Section 5.1.9.3.19.*

### 5.1.5 Dynamic Address Assignment and Provisioned ID Management

If a simple integrated I3C Device contains Virtual Targets that also support Dynamic Address Assignment with ENTDA, then the component designer must ensure that each Target has been assigned a unique 48-bit Provisioned ID. However, it could become a challenge to ensure that the Provisioned IDs are truly unique across:

- All Virtual Targets within the integrated I3C Device, and
- All I3C Devices in the system (i.e., the entire I3C Bus).

The I3C Specification defines the requirements (see [MIPI01] at *Section 5.1.4.1*) for I3C Targets, including the need for a unique 48-bit Provisioned ID for each I3C Target on the I3C Bus. However, the Specification does not specify how to accomplish this, especially for Virtual Targets. This Application Note suggests several methods for ensuring uniqueness, both within the integrated I3C Device and across the I3C Bus that contains such an I3C Device (i.e., one or more instances).

For the 48-bit Provisioned ID values, the following fields are recommended for use by the Virtual Targets within an integrated I3C Device:

- **Bits[31:16]:** Part ID
- **Bits[15:12]:** Instance ID (preferred for this use)
- **Bits[11:0]:** Available for definition by the I3C Target implementer

Below are five strategies that could be used, either separately or together, to set the various portions of the 48-bit Provisioned ID for the Virtual Targets within an integrated I3C Device.

#### 5.1.5.1 Strategy 1

This strategy typically works well for diverse Virtual Targets, or for Virtual Targets that might not all originate from the same MIPI Manufacturer.

**Strategy:** Set(s) of external pins that provide direct input for some or all of the recommended fields of the 48-bit Provisioned ID, to be directly pulled High or Low by the platform, as either 1'b1 or 1'b0 values.

- Common set of direct pins that apply to all Virtual Targets
- Shared set of direct pins that apply to some Virtual Targets
- Individual set of direct pins that only apply to one Virtual Target

#### 5.1.5.2 Strategy 2

This strategy typically works well for Virtual Targets with similar characteristics, or that are identical in nature and capabilities.

**Strategy:** Set(s) of external pins that control internal logic within the I3C Device, as indirect configuration inputs recalling “presets” or various stored combinations of some or all of the recommended fields of the 48-bit Provisioned ID. In this case, the internal logic would cause the affected Virtual Target’s field bits to be set to 1'b1 or 1'b0. However, some portions could be unaffected or unchanged.

- Common configuration inputs that affect fields for all Virtual Targets
- Shared configuration inputs that affect fields for some Virtual Targets
- Individual configuration inputs that only affect fields for one Virtual Target

355 **5.1.5.3 Strategy 3**

356 This strategy could be suitable for I3C Devices that typically need additional configuration before initializing  
357 the Virtual Targets.

358 **Strategy:** Internal logic within the integrated I3C Device to directly set some or all of the recommended  
359 fields of the 48-bit Provisioned ID, based on stored configuration (i.e., PROM) or some other configuration  
360 received via bus or other channel.

- 361 • Can configure some or all Virtual Targets, based on stored or received configuration.

362 **5.1.5.4 Strategy 4**

363 **Strategy:** Fixed configuration of some of the recommended fields of the 48-bit Provisioned ID, set by internal  
364 circuitry.

365 **Note:**

366 *This strategy is of course not appropriate for all of such fields in the 48-bit Provisioned ID;*  
367 *obviously, such a decision would restrict an I3C Bus to only one of these I3C Devices that hard-*  
368 *coded its Virtual Targets to have fixed Provisioned IDs and could not be changed by any external*  
369 *means.*

370 **5.1.5.5 Strategy 5**

371 Any combination of strategies 1–4 above.



## 5.2 Composite I3C Devices

Virtual Targets within an I3C Device can also exist as separate functions or entities that are presented or exposed by a composite I3C Device, using Shared Peripheral logic. The Shared Peripheral logic presents each Virtual Target with its own Dynamic Address, and manages the low-level I3C transactions using shared FIFOs or buffers and a common set of pads (i.e., per-Device GPIOs for SDA and SCL).

While such an approach requires re-design of the logic to implement I3C Target functionality, one key advantage of using a composite I3C Device with Shared Peripheral logic is that the electrical parameters can be more carefully controlled within the composite I3C Device, rather than requiring the serial clock and data signals to be routed within a die, chip, or package as with a Simple Integrated I3C Device (see *Section 5.1.1*).

### 5.2.1 Architectural Overview

A composite I3C Device that presents Virtual Targets on the I3C Bus needs to act, work, and function as though it contained multiple I3C Targets, and in all respects other than being a single I3C Device (i.e., with electrical parameters of a single connection to the SCL and SDA lines) such functions must be indistinguishable from the multiple separate but equivalent I3C Target Devices that would otherwise be needed to provide the same functionality.

**Note:**

*The sole exception to this requirement is that a composite I3C Device that advertises Virtual Target capabilities must support the Virtual Target Detect operation via the RSTACT CCC, as defined in Section 5.2.2.4 and in the I3C Specification [MIPI01] at Section 5.1.9.3.26. By contrast, the equivalent separate I3C Target Devices (i.e., non-Virtual Targets) would not support the Virtual Target Detect operation.*

Figure 6 shows an example of a composite I3C Device that contains Shared Peripheral logic (see Section 5.2.2) and presents multiple I3C Virtual Targets on an I3C Bus, in a manner that would otherwise not be seen as such by the I3C Controller.




Figure 6 Composite I3C Device with Virtual Targets and Shared Peripheral Logic

## 397 **5.2.2 Shared Peripheral Logic**

398 From an electrical perspective, it is recommended that a composite I3C Device that presents multiple Virtual  
399 Targets be implemented with a single set of pins connecting to pads within or adjacent to the Shared  
400 Peripheral logic. This would empower the Shared Peripheral logic to respond to transactions on the I3C Bus.  
401 The Shared Peripheral logic could contain most of the lower-level components normally associated with a  
402 typical generic I3C Target Device (as shown in **Figure 9** in version 1.1 of the I3C Specification [**MIPI02J**])  
403 and would also have additional internal state and memory to support the presentation of multiple functions.  
404 Each function would enable the Shared Peripheral logic to present a Virtual Target that could respond to  
405 CCCs, Private Writes, and Private Reads. In many cases, the Shared Peripheral logic could handle some of  
406 the basic CCCs regarding Bus Configuration and Dynamic Address Assignment.

407 The **Figure 6** example shows Shared Peripheral logic within a die or an SoC that also has an internal bus or  
408 fabric containing application logic associated with one or more Virtual Targets. This application logic might  
409 be entirely implemented in internal logic (i.e., all hardware), or it might also accept configuration in the form  
410 of firmware and/or software. Once configured, the application logic would be capable of responding to  
411 Private Write transactions sent from the I3C Controller, and preparing data to return via I3C Private Read  
412 transactions (in the event that the I3C Controller initiates such a transaction). The Shared Peripheral logic  
413 stores the Dynamic Addresses and optional Group Addresses assigned to each of the known Virtual Targets,  
414 and uses its internal FIFOs or buffers to manage data for Private Write, Private Read, or CCC transaction  
415 requests.

### 416 **5.2.2.1 Hot-Join and Dynamic Address Assignment**

417 Since the Shared Peripheral logic handles the low-level I3C Bus protocol communications, it must also match  
418 the Address Header for any assigned Addresses (i.e., Dynamic Addresses or Group Addresses) and either  
419 direct those transactions to the appropriate logic within the composite I3C Device, or else handle the  
420 transactions with its own FIFOs or buffers. As a result, it needs to know all of the assigned Addresses for all  
421 of the Virtual Targets, and it therefore makes sense for the Shared Peripheral Logic to handle Dynamic  
422 Address Assignment for all Virtual Targets within the I3C Device.

423 If the Shared Peripheral logic does so, then it manages the process of joining the I3C Bus (i.e., sending the  
424 Hot-Join Request, per [**MIPI01J**] at **Section 5.1.5**) and participating in Dynamic Address Assignment for  
425 every Virtual Target it presents or exposes to the I3C Controller.

426 The Shared Peripheral logic can be designed to present all Virtual Targets as Hot-Joining the I3C Bus with a  
427 single Hot-Join Request, with the expectation that they can all receive Dynamic Addresses from the  
428 Controller in a single phase (if possible). To the I3C Controller, this would appear as though all Virtual Targets  
429 received power and joined the I3C Bus at the same time. Alternately, the Shared Peripheral logic can be  
430 designed to emit multiple Hot-Join Requests in various phases, presenting one or more new Virtual Targets  
431 on the I3C Bus per phase (i.e., as though some Virtual Targets received power and joined the I3C Bus at a  
432 later time than others).

### 5.2.2.2 BCR Values and GETCAPS CCC Support

Depending on the specifics of the implementation of such a composite I3C Device, some I3C commands sent to one such Virtual Target might have side effects on other Virtual Targets using this Shared Peripheral logic (such as Target Resets). Therefore, it is often important for the I3C Controller to identify such Virtual Targets as having Shared Peripheral logic, and to understand which operations will have impact on other Virtual Targets within the composite I3C Device.

For all Virtual Targets within such a composite I3C Device, the I3C Specification states that each Virtual Target shall have a Bus Configuration Register (BCR) that accurately describes its own configuration and capabilities (see [MIPI01] at *Section 5.1.1.2*); and shall also support the GETCAPS Format 2 CCC with Defining Byte VTCAPS (0x93), and return a message of at least one byte (i.e., the VTCAP1 byte, see [MIPI01] at *Section 5.1.2.1.2* and *Section 5.1.9.3.19*). As such, the following conditions apply:

- In this first byte (VTCAP1), Bits[2:0] have a value of **3'd5** to inform the Controller that this Virtual Target is presented by Shared Peripheral logic.
- Bit[4] will be set appropriately, to indicate whether certain configuration CCCs (e.g., SETNEWDA, SETMRL) sent to one Virtual Target have side effects on other Virtual Targets connected to the same Shared Peripheral logic (see [MIPI01] at *Section 5.1.9.3.19*). If Bit[4] is set to **1'b1**, then the implementer must provide this information in the documentation for such a composite I3C Device, regarding which specific configuration CCCs have these side effects..
- Bit[5] will be set to **1'b1** to indicate that this Device also supports the Virtual Target Detect operation using the RSTACT CCC, as specified in the I3C Specification (see [MIPI01] at *Section 5.1.9.3.26*). If BCR Bit[4] has a value of **1'b1**, then support for this operation is required for all Virtual Target Devices using Shared Peripheral logic within such a composite I3C Device.
- If this Virtual Target returns additional bytes in the message for this CCC, then the format of these bytes (e.g., VTCAP2) has not yet been specified for this Virtual Target type.

It is best for all Virtual Targets within the same composite I3C Device to return the same contents for the GETCAPS Format 2 CCC with Defining Byte VTCAPS.

Additionally, the Shared Peripheral logic might choose to report some or all Virtual Targets as Offline Capable, by setting BCR Bit[3] to **1'b1**. This might be useful when simulating power management states, for use cases when a particular Virtual Target needs to block incoming messages and the Shared Peripheral logic chooses to NACK incoming I3C transactions based on the matched Address.

### 464 **5.2.2.3 RSTACT CCC Support**

465 System Designers working with multiple Virtual Targets with individual Dynamic Addresses using Shared  
466 Peripheral logic (or similar designs) are advised to carefully consider the following implications for the  
467 RSTACT CCC.

#### 468 **When using the RSTACT CCC as a Direct SET CCC:**

- 469 • Using the RSTACT CCC with Defining Byte 0x01 to reset a Virtual Target's I3C Peripheral logic  
470 might interrupt access to that Virtual Target (i.e., anything exposed via a specific Dynamic  
471 Address). Depending on the implementation of the Shared Peripheral, it might preserve enough of  
472 its internal state and retain its Dynamic Address for that Virtual Target, despite this interruption; or  
473 it might fully reset its internal state for that Virtual Target, after which it will need to participate in  
474 Dynamic Address Assignment again. However, it is unlikely that any other Virtual Targets  
475 connected to the same Shared Peripheral logic will be affected.
- 476 • Using the RSTACT CCC with Defining Byte 0x02 to reset the whole Target (i.e., the whole chip)  
477 could reset the entire Device, including all Virtual Targets presented by the shared Peripheral  
478 logic.
- 479 • If one Virtual Target enables Debug functionality and conforms to the MIPI Debug for I3C  
480 Specification [*MIPI05*], then it is unlikely that using the RSTACT CCC with Defining Byte 0x03  
481 to reset that Virtual Target's Debug Network Adaptors will interrupt any other Virtual Target  
482 functionality or access on the Shared Peripheral logic. Additionally, if the Debug functionality is  
483 internally connected to other application logic within the Device (which might be exposed by  
484 another application-specific Virtual Target), then that application logic will not be reset or  
485 otherwise impacted by a Debug Network Adaptor Reset to the Debug-capable Virtual Target.

#### 486 **When using the RSTACT CCC as a Broadcast CCC:**

- 487 • The RSTACT CCC with various Defining Bytes will cause an equivalent reset operation to be  
488 applied to all Virtual Targets as well as the Shared Peripheral Logic. The specific nature of the  
489 reset operation will depend on the Defining Byte. In some cases this might cause all Dynamic  
490 Addresses for all Virtual Targets to be reset, after which all Virtual Targets would need to  
491 participate in Dynamic Address Assignment again.

492 **Table 3** shows the application of the various Defining Byte values for the RSTACT CCC that can be used with either the Direct SET form or the Broadcast  
493 form, and how the implementation of a Virtual Target capable Device should interpret these Defining Byte values. It is derived from **Table 53** in the I3C  
494 Specification [MIPI01].

495 **Table 3 Application of RSTACT Defining Byte Values for Virtual Target Capable Devices**

Defining Byte Value	Description (for standard I3C Target Device)	Direct SET CCC to a Virtual Target	Broadcast CCC
0x00	No Reset on Target Reset Pattern	No change	No change
0x01	Reset the I3C Peripheral Only (Default)	Reset portions of the Shared Peripheral logic associated with the indicated Virtual Target Might include a reset of this Dynamic Address	Reset the entire Shared Peripheral for all Virtual Targets presented by the same Device Might include a reset of all Dynamic Addresses for all Virtual Targets
0x02	Reset the Whole Target	Reset all logic associated the indicated Virtual Target Should not impact other Virtual Targets presented by this same Device	Reset the entire Device Should impact all Virtual Targets presented by this Device
0x03	Debug Network Adaptor Reset The Target shall not reset the I3C Peripheral (per I3C Specification at <b>Section 5.1.9.3.26</b> )	Reset all Debug Network Adaptors for the indicated Virtual Target Does not reset any portion of the Shared Peripheral logic	Reset all Debug Network Adaptors for all Virtual Targets which are Debug-capable Does not reset any portion of the Shared Peripheral logic, or have impact on any other Virtual Targets presented by the same Device which are not Debug-capable
0x04	Virtual Target Detect Documented in this Application Note at <b>Section 5.2.2.4</b>	Set flag to detect other Virtual Targets presented by the same Device Does not initiate any reset actions	No effect, since this Defining Byte is only supported with Direct CCCs
0x05–0x3F	Reserved by MIPI	N/A	N/A
0x40–0x7F	Reserved for Vendors and external standards	N/A	N/A
0x80–0xFF	Not applicable to Direct SET CCC or Broadcast CCC	N/A	N/A

496

#### 497 **5.2.2.4 Virtual Target Detect Operation**

498 Although a Device implementer might choose to denote the association between multiple Virtual Targets  
499 sharing the same Peripheral logic in a custom manner, a standard method provides for far easier detection  
500 and association. Hence, in order to correctly associate all Virtual Targets sharing the same Peripheral logic,  
501 such a Device will support the Virtual Target Detect operation described in the I3C Specification **[MIP101]**  
502 at **Section 5.1.9.3.19**. To use this Virtual Target Detect operation, the I3C Controller sends the RSTACT CCC  
503 with Defining Bytes 0x04 and 0x84 (see **Section 5.1.9.3.26**) with any Dynamic Addresses that are configured  
504 to any Virtual Targets presented by the composite I3C Devices.

505 The Virtual Target Detect operation utilizes a single “flag” bit in the Shared Peripheral logic. The Controller  
506 can set this flag by using the RSTACT CCC with Defining Byte 0x04 directed to any Dynamic Address  
507 assigned to any Virtual Target (with Direct SET CCC) or confirm that the flag was set on the same Virtual  
508 Target’s Dynamic Address (with Direct GET CCC). Once set, the flag can be tested on any other Virtual  
509 Target’s Dynamic Address by using the RSTACT CCC with Defining Byte 0x04 (with Direct GET CCC).  
510 For Virtual Targets whose shared Peripheral’s flag was set, each of them will return a value of 0x01 to indicate  
511 that the flag in their shared Peripheral has been previously set.

512 The Controller can clear the flag in the shared Peripheral by sending the RSTACT CCC with Defining Byte  
513 0x00, either as a Broadcast CCC to all Devices, or as a Direct CCC to all Devices including all Virtual Target  
514 capable Devices which support the Virtual Target Detect operation.

#### 515 **Note:**

516 *To minimize the security risks of side-channel attacks, the Shared Peripheral logic can internally*  
517 *handle all Direct CCC accesses to RSTACT with Defining Byte 0x04, without notifying any application*  
518 *or debug logic in any Target-specific implementation which connects to the Shared Peripheral logic.*  
519 *Additionally, the state of this shared flag must not be accessible to any Virtual Target’s application*  
520 *logic behind its Shared Peripheral logic; as a result, any messages on the Bus pertaining to setting,*  
521 *confirming, or clearing this shared flag must also not be passed to the Virtual Target’s application*  
522 *logic connected to this Shared Peripheral logic. See **[MIP101]** at **Section 5.1.9.3.26**.*

523 Since one or more Virtual Target capable Devices might independently connect to an I3C Bus, the following  
524 procedure can be used to correctly identify and associate all Virtual Targets with Shared Peripheral logic,  
525 using only their Dynamic Addresses and no other prior knowledge.

## Detection Procedure

1. Send a Broadcast RSTACT CCC with Defining Byte 0x00, which will clear the detect flags in all Virtual Target capable Devices with Shared Peripheral logic. It will also disable the default Target Reset option (which is acceptable during the Virtual Target detection procedure).
2. Assemble a temporary list L containing all Targets where BCR Bit[4] was previously found to have a value of 1'b1. If any Targets' BCRs have not yet been read, now is the time to read them and determine the value of Bit[4].
3. Loop over all Targets in list L.

For each Target T:

- A. Send a Direct GET RSTACT CCC with Defining Byte 0x84 to Target T, to detect whether this Target also supports Defining Byte 0x04.
  - If this request is NACK'd by Target T, then remove Target T from list L and continue.
  - If this request is ACK'd by Target T, but the response is 0x00, then remove Target T from list L and continue.
4. Loop again over all Targets in list L.

For each Target T:

- A. Send a Direct SET RSTACT CCC with Defining Byte 0x04 to Target T, to set the detect flag in one such I3C Device that is Virtual Target capable, so that it appears in all Virtual Targets sharing its Peripheral logic.
  - i. If this request is NACK'd by the Target T, then remove Target T from list L, and go back to step 4.
  - ii. If this request is ACK'd by the Target T, then send a Direct GET RSTACT CCC with Defining Byte 0x04 to the same Target T, and confirm that it returns a value of 0x01.
    - If it does not return 0x01, then the flag was not set. Retry from step 4.A. If this fails again, then remove Target T from list L, and go back to step 4.
    - If it does return 0x01, then the flag was set.
  - iii. Loop over all other Targets in list L (not including Target T).

For each Target P:

1. Send a Direct GET RSTACT CCC with Defining Byte 0x04 to Target P, to read the detect flag in its Peripheral logic.
    - If this request is NACK'd by Target P, then continue to the next device.
    - If this request is ACK'd by Target P and the value is 0x01, then Target P and Target T must share the same Peripheral logic. Create an association between them (i.e., mark Target P as a counterpart to Target T), remove Target P from list L, and continue to the next device.
    - If this request is ACK'd by Target P but the value is 0x00, then Target P and Target T must not share the same Peripheral logic. Continue to the next device.
  - iv. At the end of the loop, record all found associations with Target T.
  - v. Send another Broadcast RSTACT CCC with Defining Byte 0x00, to clear the detect flags in all VS-capable Devices with Peripheral logic.
  - vi. Remove Target T from list L.
5. Any Targets remaining in list L should be handled as exceptions, i.e., as Virtual Targets with no corresponding counterparts.

By following this procedure, the Host system which connects to the Controller can associate all Virtual Targets with Shared Peripheral logic, as linked to their counterpart Virtual Targets. As soon as any Target is found to have its detect flag set (i.e., by the Direct GET CCC returning a known value), its association with another Virtual Target (i.e., the Target that had its detect flag set by the Direct SET CCC) is recorded, and it is removed from the temporary List (to shorten processing time).

### 574 **5.2.3 Enabling Virtual Target Transactions**

575 If the Shared Peripheral logic is not able to fulfill a particular transaction request immediately, but is  
576 configured to accept such a transaction request on behalf of a Virtual Target, then the Shared Peripheral Logic  
577 can steer each transaction request to the appropriate Virtual Target.

578 This Virtual Target might exist in one of several forms:

- 579 • Separate internal application logic, per Virtual Function;
- 580 • A unique virtual “endpoint” per Virtual Function, that is presented based on internal configuration  
581 of configurable application logic or other programmable elements; or
- 582 • Configuration and/or data received from other external buses, fabrics, or execution units within the  
583 die, SoC, or system (i.e., platform).

584 The Shared Peripheral Logic steers the transactions based on the matched Address in the Address Header  
585 (i.e., the Dynamic Address or Group Address assigned to a Virtual Target), and transactions are handled  
586 appropriately based on transaction type:

- 587 • **For Write-type transfers**, the Shared Peripheral will accept (i.e., will ACK) the Write and then  
588 receive data bytes on behalf of the Virtual Target; these data bytes will be queued in a FIFO or  
589 buffer, and transferred to the application logic when appropriate.
- 590 • **For Read-type transfers**, the Shared Peripheral could either:
  - 591 • Pre-cache response data from the application logic, for one or more expected Read-type  
592 transfers having certain parameters, and then be ready to ACK a Read-type transfer request that  
593 matches those same parameters; or
  - 594 • Initially reject (i.e., NACK) any Read-type transfer request for which it does not have data ready  
595 to respond, and then initiate an internal request to the application logic to provide response data  
596 for a subsequent Read-type transfer having the same parameters, with the expectation that the  
597 I3C Controller would retry the transfer request, in anticipation of a successful result (i.e., an  
598 ACK on the retry)



### 5.2.3.1 Special Considerations for HDR Modes and Multi-Lane Transfers

#### HDR Modes

If a composite I3C Device with Shared Peripheral logic also supports any of the optional HDR Modes (per [MIPI01] at Section 5.2), then these could be mapped into additional higher-level transactions as HDR WRITE or HDR READ commands, which can be steered to the specific logic within the composite Device for a given Virtual Target, based on the matched Address in the HDR structured protocol element (i.e., Command Word or Header Block).

#### Note:

*HDR Modes also support additional parameters and metadata per transaction request, such as HDR Command Bytes (per HDR Mode). As a result, the internal configuration of the Shared Peripheral logic must appropriately handle valid transaction requests with different HDR Command Byte values and other parameters, and must only ACK such a transaction if it can respond to such a supported transaction for which it is ready to send or receive data.*

*If the Shared Peripheral logic receives a transfer with an HDR Command Byte or other parameters that are not supported, then the Shared Peripheral logic must NACK the transaction request.*

#### Multi-Lane Transfers

If a composite I3C Device with Shared Peripheral logic also supports Multi-Lane transfers, then it will use the correct Multi-Lane configuration (i.e., for supported I3C Modes) based on the Dynamic Address or Group Address for each transfer in that I3C Mode.

- **In HDR-DDR and HDR-TSP Modes:** The current Multi-Lane configuration does not affect the way that the Shared Peripheral logic must parse the Address field of every transaction, since all Data Transfer Codings use SDA[0] only to transmit the Address for the HDR Command Word for Multi-Lane transfers (i.e., the same as for single-Lane transfers in the same HDR Mode).
- **In HDR-BT Mode:** The current Multi-Lane configuration affects the way that the Shared Peripheral logic must parse the Address field of every transaction, per the I3C Specification (see [MIPI01] at Section 5.3.2.4). This is a consequence of selecting a Data Transfer Coding that uses the additional Data Lanes (i.e., SDA[1–3]) since HDR-BT Mode defines a different bit packing format for these alternate Data Transfer Codings, and this changes how the Shared Peripheral logic must parse the Address field of the HDR-BT Header Block.
  - If such alternate Data Transfer Codings are used, then the I3C Controller and all HDR-BT capable I3C Devices must agree to use the same interpretation and bit packing format for HDR-BT Header Blocks in order to correctly parse the Address field of every transaction in HDR-BT Mode. If this agreement is not achieved, then communication errors are likely to happen.
  - If an HDR-BT capable composite I3C Device cannot support (or is not configured to support) such an alternate Data Transfer Coding, or if there is a mismatch between the Data Transfer Coding that the I3C Controller uses and the Data Transfer Coding that such a composite I3C Device is configured to expect, then there will be communication errors on the I3C Bus. For example, the composite I3C Device will likely misunderstand the data that the I3C Controller drives on SDA[0] and any additional Data Lanes (i.e., SDA[1–3]) during the HDR-BT Header Block. This will likely lead to incorrectly matched Addresses or mistaken ACKs at the wrong time, for Address values that were interpreted incorrectly (i.e., differently than the I3C Controller intended to drive) across any of the Data Lanes.

## 6 Connecting to Other Buses via I3C Virtual Targets

### 6.1 Common Concepts

Bridge Devices (*Section 6.2*) and Routing Devices (*Section 6.3*) share many similarities: they present one or more Virtual Target devices to an I3C Bus, and they handle transactions to and from these Downstream targets using assigned Dynamic Addresses.

**For Bridge Devices**, the Downstream targets are not on an I3C Bus, but the Bridge Device presents its bridged endpoints to the Upstream I3C Bus as individual Virtual Targets. Each bridged endpoint has its own Dynamic Address and can be addressed directly via Private Write/Read transfers.

- The Downstream targets might connect via some other multi-drop bus, such as I<sup>2</sup>C or SMBus, and might actually be individual devices on that bus, for which there would be a 1-to-1 mapping of Dynamic Addresses.
- Alternately, the Downstream targets might connect via another interface, such as SPI or UART, or might use another signaling method implemented using an interface (e.g., GPIOs) in the Bridge Device. For such a case, there might not always be multiple distinct targets on that other interface, but their presence might be simulated or virtualized by the Bridge Device, based on the nature of the communication protocol.
- For more details about Bridge Devices, see *Section 6.2*.

**For Routing Devices**, the Downstream targets represent other I3C Bus Segments, and the Routing Device typically acts as a Controller for those segments.

- The Routing Device acts as a router that forwards Private Write transfers from the Upstream I3C Bus Segment, to send the data payload to I3C Devices on the Downstream I3C Bus Segment. The Routing device also performs the reverse for any corresponding data that will be read from I3C Devices on the Downstream segment, typically taking the form of a Private Read transfer on the Upstream segment.
- A Routing Device can route transactions for one or more Downstream I3C Bus Segments, and handles communications across the I3C Bus Segments. In order to determine which of the I3C Devices on the Downstream segment to address, the I3C content protocol for the Routing Device relies on some method of encapsulating or framing the Private Write and Private Read transfers. This typically takes a structured format that includes the identifier or I3C Address for specific I3C Devices on that Downstream segment.
- However, the I3C Targets on the Downstream segments are not directly presented to the Upstream segment (i.e., a different Dynamic Address is presented), and the Routing Device must store and forward each transaction. The Routing Device can also use an In-Band Interrupt (IBI) Notification on the Upstream segment to notify the I3C Controller that data is ready to be consumed for a Private Read transaction from the Downstream segment.
- For more details about Routing Devices, see *Section 6.3*.

Additionally, I3C also enables new use cases for specialized Hub Devices. Hub Devices provide some measure of electrical isolation between the Upstream I3C Bus Segment and the other I3C Target Devices on a Downstream I3C Bus Segment.

- Such a Hub Device might also present one or more Virtual Targets, if it allows for advanced management of the circuitry that provides isolation, or if it manages the flow of transactions on one or more Downstream segments. The Virtual Target might accept commands using CCCs and/or Private Write/Read transfers to configure the Hub Device.
- For more details about Hub Devices that use Virtual Targets, see *Section 6.4*.

### 6.1.1 Manager Function

Bridge Devices, Routing Devices, and specialized Hub Devices will provide at least one Virtual Target as a Manager Function. This Manager Function allows the I3C Controller on the Upstream Bus segment to configure the Device, to expose its capabilities, and optionally to configure its connections to Downstream targets, bridged endpoints, or other types of Bus segments, depending on the Device type.

Common capabilities of the Manager Function for such Devices will typically include:

- Support for Dynamic Address Assignment with ENTDA, using a unique 48-bit Provisioned ID (i.e., as with any other typical I3C Target on the Upstream I3C Bus Segment)
- Bus Configuration Register (BCR) and Device Configuration Register (DCR) values that expose Virtual Target capabilities, because this Device presents or exposes other Downstream Virtual Targets (depending on its type)
- Presentation of the Manager Function as its own Virtual Function for configuration or control, in addition to any other Virtual Targets based on functions that the Device might present (per its type).
- Peripheral logic that can accept and handle I3C transfers, including Private Write/Read transfers and CCCs, to handle configuration and management via this Dynamic Address
  - If the Device supports I3C version 1.1 or greater, then this includes the GETCAPS Format 2 CCC with Defining Byte VTCAPS (see [MIPI01] at Section 5.1.9.3.19)
  - This might also include other required CCCs, such as RSTACT
- Additional advanced logic that enables specific capabilities, and presents other Virtual Targets per the use case (i.e., Bridging, Routing, or Hub)

### 6.1.2 Configuration of Downstream Virtual Targets

Bridge Devices and Routing Devices might automatically configure their Downstream targets or endpoints. However, Hub Devices as described in this Application Note are not required to automatically configure their Downstream I3C Targets.

**Note:**

*Configuring such Targets or endpoints does not always mean they must be automatically exposed or presented on the Upstream I3C Bus Segment. For example, some Bridge Devices might configure their bridged endpoints with fixed configuration or directly-applied settings, but still rely on the I3C Controller to use the SETBRGTGT CCC to enable such bridged endpoints to appear on the I3C Bus as unique Virtual Targets with unique Dynamic Addresses. However, most internal configuration tasks are usually best left under the direct control of the Bridge Device itself.*

For Bridge Devices and Routing Devices that automatically configure any Downstream targets, the Manager Function could indicate this capability in the VTCAP2 byte (as returned from GETCAPS Format 2 CCC with Defining Byte VTCAPS). If the Manager Function does not support a two-byte message for this CCC, then the I3C Controller can assume that automatic configuration is the default.

- For Bridge Devices, each bridged endpoint is a separate Virtual Target. It is essential that the method for configuring a Downstream target be either built-in, configured directly to the Bridge Device, or otherwise derived from the configuration sent by the Controller of the Upstream I3C Bus Segment (i.e., the same Bus Configuration CCCs). Additional configuration steps might be necessary, based on the specific Downstream bus or interface, as well as the Downstream Target or endpoint that is being presented as a Virtual Device.

This can be remapped into a format which is suitable for the type of Downstream interface, to the extent that such CCCs can be mapped into the set of configuration commands which are possible. However, this might not always be applicable for all such CCCs.

- In some cases, the Bridge Device might need to perform automatic configuration of some modes or request types, or might need to cache certain types of downstream segment events that have not been configured, or that do not have a clean analogue to I3C configuration CCCs. The

734 Bridge Device typically defines and implements a method for mapping these events or  
735 conditions into Private Read/Write transfers or In-Band Interrupts, but this is left to the  
736 discretion of the implementer.

- 737 • For Routing Devices, each Downstream target (i.e., an I3C Target Device connected to a  
738 Downstream I3C Bus Segment) must be configured on that I3C Bus Segment.

739 For most applications, this configuration will be derived from any Bus Configuration CCCs (e.g.,  
740 ENEC, DISEC, or SETBUSCON) that the Controller might have previously broadcast to all  
741 Devices on the Upstream I3C Bus Segment, or that the Controller might have sent directly to this  
742 Routing Device. For special use cases, the Controller might send special configuration to the  
743 Routing Device, or the Routing Device might have internal configuration for its Downstream Bus  
744 configuration.

- 745 • The Routing Device could cache this configuration that might have been received from the  
746 Controller; if so, it would replay it on any Downstream segments as needed, in order to  
747 configure new Downstream I3C Target Devices that appear (or that Hot-Join, if Hot-Join is  
748 supported). However, certain use cases involving the SETBUSCON CCC could rely on repeated  
749 Broadcasts with different context bytes and optional data (as defined per the context byte) that  
750 must be emitted in the correct order. (Refer to the SETBUSCON CCC, see *[MIP101]* at  
751 **Section 5.1.9.3.31**, “Layered Protocol Contexts”.) Such a Routing Device must be present on  
752 the Bus to receive these Broadcasts, and upon receiving them it must cache them in the correct  
753 order, based on the original intent as received from the Controller of the Upstream I3C Bus  
754 Segment.
- 755 • Alternately, the Routing Device could simply pass along some or all of these Bus Configuration  
756 CCCs to downstream I3C Target Devices, as soon as they are sent by the Upstream I3C Bus  
757 Segment’s Controller. In that case, the Routing Device can request the I3C Controller to re-send  
758 all active and current configuration (i.e., what is most current) without relying on an internal  
759 cache. However, the Routing Device might need to filter or block certain types of requests from  
760 downstream Devices as they “join” the Bus, until the requested configuration has been received  
761 and re-sent.

762 Routing Devices that do not automatically configure any Downstream targets and that require the I3C  
763 Controller on the Upstream I3C Bus Segment to configure every Downstream I3C Target Device are also  
764 possible. For such Bus configurations, the Routing Device must transparently pass all Bus Configuration  
765 CCCs to each new Downstream I3C Target Device once the I3C Controller is made aware of its presence on  
766 the I3C Bus. The I3C Controller must also be prepared to repeatedly send these Bus Configuration CCCs  
767 when a new Downstream target (presented by the Routing Device as a Virtual Target) is observed to join the  
768 I3C Bus.

769 Bridge Devices that do not automatically configure any Downstream bridged endpoints as Virtual Targets are  
770 possible, but this option is not always recommended because the Bridge Device must rely on the I3C  
771 Controller (i.e., in the Upstream I3C Bus Segment) to have perfect knowledge of the configuration of all such  
772 bridged endpoints.

## 6.2 Bridge Devices

The MIPI I3C Specification [MIPI01] covers inter-bus bridging support, both passively and actively. In all cases, the bridged Targets (i.e., the Devices that are being bridged) are presented as Virtual Target devices, each with its own I3C Dynamic Address. The bridged Targets can transact with the I3C Bus through the Bridge Device.

### 6.2.1 Architectural Overview

In many aspects, a Bridge Device is similar in concept to a composite I3C Device (see Section 5.2.1) that uses Peripheral logic to present its Virtual Targets and interacts with its Upstream I3C Bus through its additional capabilities (i.e., capabilities over and above those required of a simple I3C Target).

Figure 7 shows an example of an I3C Bridge Device that presents multiple I3C Virtual Targets on an I3C Bus, where each Virtual Target is a representation or abstraction of one or more bridged endpoints on an external Bus. In this example, the Bridge Device also has a Bridge Manager function as the primary Virtual Target, used by the I3C Controller (i.e., on its Upstream I3C Bus Segment) to configure and manage the Bridge Device and its presentation of the bridged Targets, the associated bridged Endpoints, and optionally any controllable parameters associated with its external I/O to its Downstream bus or interface.




Figure 7 I3C Bridge Device with Virtual Targets and Bridged Endpoints

## 789 6.2.2 Bridge Manager Function

790 Bridge Devices present at least one Bridge Manager Function as a Virtual Target. A Bridge Manager Function  
791 exposes the Device's presence on the I3C Bus and describes its capabilities and optional features (see  
792 **Section 6.1.1**).

### 793 **Note:**

794 *Previous versions of this Application Note used the term "Control Function" to describe the Virtual*  
795 *Target that provides management and control of the Bridge Device. This term has been replaced with*  
796 *"Manager Function" to avoid confusion with the new normative term "Controller", see Section 2.1.*

797 If such Devices are fully compliant with version 1.1+ of the I3C Specification [**MIPI01**]/[**MIPI02**], then they  
798 must report this capability in the Bus Configuration Register (BCR) for the Manager Function's Virtual  
799 Target. Specifically, Bit[4] of the BCR for the Manager Function must indicate that it is a Virtual Target (see  
800 [**MIPI01**] at **Section 5.1.1.2.1**). Such Targets also typically support the GETCAPS Format 2 CCC with  
801 Defining Byte VTCAPS (see [**MIPI01**] at **Section 5.1.9.3.19**) to describe more details regarding the  
802 capabilities and features of Bridge Devices.

- 803 • Manager Functions for Bridge Devices will support the GETCAPS Format 2 CCC with Defining  
804 Byte VTCAPS, and return a message of at least one byte, but preferably two bytes (i.e., both the  
805 VTCAP1 byte and the VTCAP2 byte).
- 806 • In the first byte (VTCAP1), Bits[2:0] will have a value of either **3'd1** or **3'd2**, depending on  
807 whether the I3C Controller must use the SETBRGTGT CCC to configure the bridged targets as  
808 Virtual Targets (see **Section 6.2.3.1**), vs. the Bridge Device will configure its bridged targets  
809 automatically (see **Section 6.2.3.2**).
- 810 • In the second byte (VTCAP2), the following fields will be set to reflect a Bridge Device:
  - 811 • Bits[1:0] will have either a value of **2'd2** if the Bridge Device can send an IBI for each  
812 bridged target with its Target Address, or a value of **2'd0** if the Bridge Device does not  
813 support IBIs from any bridged targets.

### 814 **Note:**

815 *A value of 2'd1 is not recommended for most Bridge Device implementations.*

- 816 • Bit[2] must have a value of **1'b1**. (A value of **1'b0** does not make sense for Bridge Devices.)
- 817 • Bits[4:3] will generally have a value of **2'd0**, unless the Bridge Device requires more specific  
818 configuration of its bridged targets with the help of Broadcast CCCs (such as SETBUSCON,  
819 ENEC, or DISEC) and cannot accomplish the task without repeated reminders from the I3C  
820 Controller.

### 821 **6.2.3 Initialization and Configuration**

822 There are two general ways an I3C Bridge Device can get the bridged Virtual Targets configured with their  
823 I3C Dynamic Addresses, and presented using its bridged endpoints:

- 824 1. The Host's software or firmware knows what is physically attached to the Bridge Device, using  
825 information provided by the System Designer (i.e., by table or otherwise), and uses the  
826 SETBRGTGT CCC to inform the Bridge Device about each endpoint and its assigned Dynamic  
827 Address.
  - 828 A. For Bridge Devices that comply with version 1.1+ of the I3C Specification, such a Bridge  
829 Device exposes a Manager Function which advertises Virtual Target capabilities in its BCR  
830 (see [MIPI01] at *Section 5.1.1.2.1*) and indicates a Virtual Target Type **3'd1** in its VTCAP1  
831 data byte (see [MIPI01] at *Section 5.1.9.3.19*).
  - 832 B. To configure the bridged Downstream Devices, the Controller sends the SETBRGTGT CCC  
833 to the Manager Function (see *Section 6.2.3.1*).
- 834 2. The Bridge Device itself knows what is attached, and uses the ENTDAACCC to represent each  
835 one separately to the Controller, so that each bridged Target is assigned a unique Dynamic  
836 Address.
  - 837 A. For Bridge Devices that comply with version 1.1+ of the I3C specification, such a Bridge  
838 Device exposes a Manager Function which advertises Virtual Target capabilities in its BCR  
839 (see [MIPI01] at *Section 5.1.1.2.1*) and indicates a Virtual Target Type **3'd2** in its VTCAP1  
840 data byte (see [MIPI01] at *Section 5.1.9.3.19*).
  - 841 B. The Controller does not need to explicitly configure the bridged Downstream Devices using  
842 the SETBRGTGT CCC.

#### 843 **Note:**

- 844 • *The Manager Function for the Bridge Device will have a Dynamic Address in the first case, and*  
845 *can optionally have its own Dynamic Address in the second case.*
- 846 • *The Bridge could also be configured using some private contract between the Controller and the*  
847 *Bridge Device, and the model would likely be similar to the effect of the SETBRGTGT CCC: the*  
848 *Controller allocates a set of Dynamic Addresses. It could also be the case that the Controller*  
849 *programs the Bridge Device without searching for its initial bridged Targets (i.e., based on*  
850 *configuration received from the Host's higher-level software) and then uses the ENTDAACCC*  
851 *again to learn each target, whether by Controller decision or as the result of a subsequent*  
852 *Hot-Join Request.*
- 853 • *Bridging in the other direction (i.e., from some other bus into an I3C Bus) would require a full I3C*  
854 *Controller implementation (i.e., a Secondary Controller), and would also require the I3C Active*  
855 *Controller to pass the Controller Role to the Bridge Device for some period of time. As a result,*  
856 *that would work the same as with any I3C Controller-capable Device.*

### 6.2.3.1 Use of SETBRGTGT (Set Bridge Targets)

An I3C Bridge Device might require use of the SETBRGTGT CCC (see I3C Specification, *Section 5.1.9.3.17*) to configure the bridged Downstream Targets so they can be used on the I3C Bus.

The steps to use the SETBRGTGT CCC are as follows:

1. The System Designer implants knowledge about the bridged endpoint's Virtual Targets in the Primary Controller's firmware; this might be either an I3C HCI compliant Bus Controller, or an I3C Bus Controller with a more direct Host interface.
  - A. This can be a table, such as is used to capture knowledge about other I3C (and any legacy I<sup>2</sup>C) Targets, or it can be handled in other ways.
  - B. This would include the level of detail to indicate protocol, which pin-channels, etc., as suitable for the ID[15:0] field of the SETBRGTGT CCC.
2. The Manager Function of the I3C Bridge Device participates in the normal I3C Dynamic Address Assignment procedure, whether at Bus initialization or as the result of a Hot-Join Request.
  - A. This means that the Manager Function might have a static address and either SETDASA or SETAASA CCC would be used, or it might only respond to the ENTDAACCC.
    - If Hot-Join is supported, then ENTDAACCC support is also required and the Manager Function must also have an assigned 48-bit Provisioned ID (PID) and support the GETPID CCC (see [MIPI01] at *Section 5.1.9.3.12*).
  - B. The Manager Function's DCR value indicates its capabilities as a Virtual Target for a Bridge Device, and its BCR value is that of a typical I3C Target.
    - For Bridge Devices that comply with version 1.1 of the I3C specification, the Manager Function's BCR must have Bit[4] set to indicate Virtual Target capabilities (see [MIPI01] at *Section 5.1.1.2.1*), because the Bridge Device exposes other Downstream Devices.
  - C. If Dynamic Address Assignment with ENTDAACCC is supported, then the Manager Function will have a normal MIPI Manufacturer ID and 48-bit PID (per [MIPI01] at *Section 5.1.4.1*).
    - If more than one physical Bridge Device of the same manufacturer and type (i.e., part ID) can be used on the same I3C Bus, then these must be unique on the I3C Bus (as is the case for all I3C Targets), and the instance ID portion of the 48-bit PID can be used to differentiate them.
    - The Manager Function must also support the GETPID CCC (see [MIPI01] at *Section 5.1.9.3.12*).
  - D. The Manager Function's assigned Dynamic Address is then used only for communication between the Controller and the Manager Function itself.
    - For some use cases, the Controller might never use this Dynamic Address after initial configuration of the bridged Targets. For other use cases, this Dynamic Address might subsequently be used for such purposes as re-configuration, error handling, etc.



- 895 3. After assigning a Dynamic Address to the Manager Function, the Controller will then use the  
896 SETBRGTGT CCC with the Manager Function to configure the other Virtual Targets for the  
897 Bridge Device's bridged endpoints:
- 898 A. The Bridge Device will assign a unique Dynamic Address for each target or endpoint that is  
899 being bridged. It will use the ID[15:0] field of its 48-bit Provisioned ID to provide info for  
900 each new Virtual Target for a bridged endpoint, as needed.
- 901 • Since the Controller and Bridge device already know about the bridged endpoints,  
902 and have shared understanding of the Dynamic Addresses that the Virtual Targets  
903 will use, this Dynamic Address assignment process does not rely on the ENTDA  
904 CCC.
- 905 B. The Bridge Device will likely set the BCR 'limitations' bit for these Virtual Targets. This  
906 allows the Controller to interrogate these Virtual Targets to determine their maximum data  
907 transfer limits, their read turnaround time delays, and to discover any other consideration(s).
- 908 C. The Bridge Device can generate an IBI that originates from such a Virtual Target's Dynamic  
909 Address using the Peripheral logic. The Controller can use the GETBCR CCC during  
910 configuration, to read how such a Bridge Device handles the IBI, unless this is already known  
911 from the system designer.
- 912 D. For Bridge Devices that comply with version 1.1 of the I3C specification, the BCR for each  
913 Virtual Target of a bridged endpoint will have Bit[4] set because the Virtual Target is a  
914 Downstream Device that is being presented by the Bridge Device's Peripheral logic.

### 915 **6.2.3.2 Use of ENTDAAs to Discover the Bridged Targets**

916 Unlike the steps for configuring the bridged endpoints of a Bridge Device that is already known to the  
917 Controller (i.e., one that knows about what it presents on the I3C Bus), the steps for configuring the bridged  
918 endpoints of a Bridge Device that is detected during I3C Bus enumeration is quite different than the  
919 SETBRGTGT CCC mechanism (see **Section 6.2.3.1**). In this case, the Controller does not need to know  
920 anything about the Bridge Device or its bridged endpoints in advance.

921 This mechanism works as follows:

- 922 1. The Bridge Device has some way to know what is connected to it, with some level of specificity.

923 The Bridge Device might only know the bus format (e.g., I<sup>2</sup>C, SPI, UART, etc.) for each Target, or  
924 it might know what type of device each Target is as well as other data about the specific endpoints.  
925 The Bridge Device might know this configuration information from pin straps, from pin testing at  
926 reset, from programmed fuses or NVMEM, or from some other means.

927 **Note:**

928 *It is possible for the Controller to configure the Bridge Device in-band, via Private Write transfers.*  
929 *The end result is the same: the Bridge Device receives its configuration regarding its bridged*  
930 *endpoints. This works similarly to the other specific methods, and so is not discussed separately*  
931 *here. The only notable aspect is that for the Controller to do this, the Bridge Device itself must*  
932 *have an assigned Dynamic Address, and the Controller must determine that the Bridge Device*  
933 *requires configuration data, before sending the configuration data via I3C Private Write transfers.*  
934 *The Bridge Manager Function is responsible for receiving and applying this configuration data,*  
935 *before presenting the bridged endpoints as new Virtual Targets.*

- 936 2. During Dynamic Address Assignment with ENTDAAs, the Bridge Device presents each bridged  
937 Target as a separate and unique Virtual Target.

938 This might happen during Bus Initialization, or it might happen later (i.e., after Bus Initialization  
939 using a Hot-Join Request).

- 940 • The Peripheral logic might reuse some or all of the Bridge Manager Function's Manufacturer  
941 ID, PID, BCR, and DCR. Alternately, the Peripheral logic might present these as entirely new  
942 (or mostly new) values for each new Virtual Function.

943 In either case, each new Virtual Function for a bridged endpoint must still appear to be  
944 unique, for the Provisional ID and DCR values, across all other Targets within this Bridge  
945 Device and the entire I3C Bus.

- 946 • The Controller will assign each such Virtual Target a unique Dynamic Address.
- 947 • The Bridge Device's Manager Function can also represent itself with a unique Provisional ID  
948 and DCR if it needs or wants; this could also have been done in a previous round of assignment,  
949 if the Controller programs it by private contract.
- 950 • In general, the BCR values will describe the Bridge Device and bridging capabilities, per  
951 **[MIPI01]** at **Section 5.1.1.2.1**.

952 For example:

- 953 • Each Virtual Target for a bridged endpoint will indicate a 'limitation' using BCR  
954 Bit[0]. This will ensure that the Controller makes requests such as GETMXDS,  
955 GETMWL and GETMRL, etc.
- 956 • If a Virtual Target supports IBIs, then it will report this capability using BCR Bit[1].  
957 If IBI data payloads are also supported, then this shall be reported using BCR Bit[2].
- 958 • Each Virtual Target will also report support for other optional capabilities using the GETCAPS  
959 CCC, including support for HDR Mode transfers (see **[MIPI01]** at **Section 5.1.9.3.19**).

#### 6.2.4 Bridged Endpoints Exposed as Virtual Targets

Each Downstream bridged endpoint exposed by the Bridge Device is also a *de facto* Virtual Target which can be treated as a normal I3C Target, though perhaps with some limitations required by bridging:

1. Virtual Targets for slower targets (such as I<sup>2</sup>C Devices) or endpoints on a slower external Downstream interface will obviously need more time for write-read turnaround.  
This delay or turnaround time can typically be returned via the GETMXDS CCC.
2. Some Virtual Targets and/or the Bridge Device will have maximum write data limits. These can be adjusted using the SETMWL and GETMWL CCCs, if supported.
3. The Bridge Device could NACK writes to a Downstream target if its buffers are full.
4. The Bridge Device could likely limit its support for advanced and optional features such as transfers in HDR Modes, specialized CCCs, and other uses that might not translate well to bridging.
5. For Bridge Devices that comply with version 1.1 of the I3C specification, the Virtual Targets presented by the Bridge Device need not support the GETCAPS Format 2 CCC with Defining Byte VTCAPS.

However, for some use cases, it might be advisable to include this support and present these Virtual Targets as having Shared Peripheral logic (i.e., Virtual Target Type **3'd5**). This could be useful for Bridge Devices that indicate a Virtual Target Type **3'd2** for the Manager Function, since the Controller might not otherwise have knowledge of which Virtual Targets are associated with this Bridge Device.

The method for determining which bridged endpoints on the Downstream bus or interface to expose is left to the designer of the Bridge Device, and this could depend on the type of bus or interface that is being bridged. In general there could be a 1-to-1 mapping for each Downstream target device to a particular Dynamic Address, but the specifics will depend on the use case.

**Note:**

*For certain use cases, the Virtual Target for a Downstream bridged endpoint might in fact be a virtualized function, or it might map to other resources that do not directly correspond with a unique device on the Downstream bus or interface, so the Dynamic Address could represent a notional entity or a composite endpoint.*

#### 6.2.5 Bridged Devices and IBI

The Bridge Device can use an IBI when a bridged endpoint sends a signal, such as pulling a GPIO of the Bridge Device, to notify that it has new data (or, in the case of UART, that it has already sent new data). The IBI could also be used for errors, such as a buffer overrun. The Controller and Target must have some agreement on its use.

The Bridge Device could choose to support I3C Time Control, such as Asynchronous Time Control, which would allow the Bridge Device to record the time when the GPIO was pulled (or when data was written to the UART) in order to provide that timestamp data to the Controller.

The Bridge Device could first read data from the Target on GPIO assert (i.e., before the IBI is generated), or it could simply wait for the Controller to request the data.

If IBIs are used, then the Bridge Device might opt to pre-emptively read the new data from a bridged endpoint, store the data in an internal buffer, and then signal the Upstream Controller with the IBI. The Bridge Device might also choose to support Pending Read Notifications (see [MIPI01] at Section 5.1.6.2.2) when signaling the presence of newly-buffered data from a bridged endpoint.


1003 **6.3 Routing Devices**

1004 The MIPI I3C Specification [MIPI01] also defines simple CCC support for I3C routing, to enable Routing  
 1005 Devices that can store and forward Private Write/Read transactions from a main I3C Bus Segment to I3C  
 1006 Target Devices on one or more Downstream I3C Bus Segments. All such segments have independent  
 1007 parameters and different sets of Dynamic Addresses, but still enable communication via the Routing Device.

1008 **6.3.1 Architectural Overview**

1009 A Routing Device shares some key features and capabilities of a Composite I3C Device (see *Section 5.2.1*)  
 1010 that uses Peripheral logic to present its Virtual Targets, and that interacts with its Upstream I3C Bus through  
 1011 its additional capabilities (i.e., capabilities over and above those required of a Simple I3C Target).

1012 *Figure 8* shows an example of an I3C Routing Device that presents multiple I3C Virtual Targets on an I3C  
 1013 Bus, where each Virtual Target is a Routing Target Function that provides a Read/Write interface to its  
 1014 corresponding Downstream I3C Bus Segment. Each Routing Target Function has an assigned Dynamic  
 1015 Address that serves as the access point for interfacing with a set of Transfer Queues. The Transfer Queues  
 1016 are accessed by a dedicated I3C Bus Controller for the Downstream I3C Bus Segment, which drives the  
 1017 Private Write/Read transactions to the indicated I3C Target Devices on its segment. In this example, the I3C  
 1018 Routing Device also has a Routing Manager function (per *Section 6.1.1*) as the primary Virtual Target, used  
 1019 by the I3C Controller on its Upstream I3C Bus Segment to configure and manage the Routing Device and its  
 1020 presentation of the Downstream I3C Bus Segments.



1021

**Figure 8 I3C Routing Device with Downstream I3C Buses as Virtual Targets**

### 1022 **6.3.2 Routing Manager Function**

1023 In general, Routing Devices present at least one Routing Manager Function as a Virtual Target. A Routing  
1024 Manager Function exposes the Device's presence on the I3C Bus (i.e., the Upstream segment) and describes  
1025 its capabilities and optional features (see **Section 6.1.1**).

1026 If such Devices are fully compliant with version 1.1+ of the I3C Specification [*MIPI01*]/[*MIPI02*], then they  
1027 must report this capability in the Bus Configuration Register. Specifically, the Manager Function's BCR  
1028 Bit[4] must indicate that that it is a Virtual Target (see [*MIPI01*] at **Section 5.1.1.2.1**). Such Targets will also  
1029 support the GETCAPS CCC Format 2 CCC with Defining Byte VTCAPS (see **Section 5.1.9.3.19**) to describe  
1030 more details regarding the Routing Device's capabilities and features.

- 1031 • Manager Functions for Routing Devices will support the GETCAPS Format 2 CCC with Defining  
1032 Byte VTCAPS and return a message of at least one byte, but preferably two bytes (i.e., both the  
1033 VTCAP1 byte and the VTCAP2 byte).
- 1034 • In the first byte (VTCAP1), Bits[2:0] will have a value of **3'd3** to inform the I3C Controller that  
1035 it must use the SETROUTE CCC to configure the Routing Device and its Routes to  
1036 Downstream I3C Bus Segments.
- 1037 • It is recommended that the Manager Function have a different value for its Device  
1038 Characteristics Register (DCR) than the DCR of its Routing Target Function(s).
- 1039 • Bit[5] will be set to **1'b1** to indicate that this Device also supports the Virtual Target Detect  
1040 operation using the RSTACT CCC, as specified in the I3C Specification at **Section 5.1.9.3.26**.  
1041 Support for this operation is recommended for Manager Functions of all Routing Devices.
- 1042 • In the second byte (VTCAP2), the field values will reflect the Routing Device's implementation  
1043 and its configuration of Downstream I3C Bus Segments.
- 1044 • Bit[2] will have a value of **1'b1**, unless the Routing Device only has a single Downstream I3C  
1045 Bus Segment and allows its Downstream Target Devices to have the same Dynamic  
1046 Addresses as the ones the I3C Controller on the Upstream I3C Bus Segment assigned. Special  
1047 restrictions might apply for such a use case, and therefore Bit[2] would have a value of **1'b0**.
- 1048 • Bits[4:3] can be set at the implementer's discretion, and will reflect the Routing Device's  
1049 capabilities including whether it is capable of caching context and event enable/disable  
1050 configuration (such as SETBUSCON, ENEC, or DISEC) that the I3C Controller on the  
1051 Upstream I3C Bus Segment previously Broadcast.

### 1052 **6.3.3 Downstream Bus Target Presentation**

1053 A Downstream I3C Bus Segment exposed by a Routing Device will present itself as a Virtual Target Device,  
1054 with BCR Bit[4] indicating that it is also a Virtual Target.

1055 For Routing Devices that support one or more Routes to Downstream I3C Bus Segments, each such Route is  
1056 a target, is presented as a Virtual Target Device, and is known as a Routing Target Function.

- 1057 • Target Functions for Routing Devices will support the GETCAPS Format 2 CCC with Defining  
1058 Byte VTCAPS (see [MIPI01] at **Section 5.1.9.3.19**) and return a message of at least one byte, but  
1059 preferably two bytes (i.e., both the VTCAP1 byte and the VTCAP2 byte).
- 1060 • In the first byte (VTCAP1), Bits[2:0] will have a value of **3'd3** to inform the I3C Controller that  
1061 the Routing Target Function represents a Route to a Downstream I3C Bus Segment, and that it  
1062 must be configured using its Manager Function (see **Section 6.3.2**).
- 1063 • It is recommended that the Routing Target Function DCR value be different from the Manager  
1064 Function DCR value.
- 1065 • Bit[5] will be set to **1'b1** to indicate that this Device also supports the Virtual Target Detect  
1066 operation using the RSTACT CCC, as specified in the I3C Specification at **Section 5.1.9.3.26**.  
1067 Support for this operation is recommended for Target Functions of all Routing Devices.
- 1068 • In the second byte (VTCAP2), the fields will have values applicable to the Downstream I3C  
1069 Bus Segment being presented:
  - 1070 • Bits[1:0] would have a value of **2'd1**, unless special exceptions apply, as per the use case.
  - 1071 • Bit[2] will have a value of **1'b1** to indicate that this Target Function will hide the addresses of  
1072 its I3C Target Device(s) on this Downstream I3C Bus Segment, and will transparently remap  
1073 all commands and private writes/reads based on the message contents.
  - 1074 • Bits[4:3] will return a value of **2'd0**. It is expected that all Target Functions exposed by a  
1075 given Routing Device would share the same settings for Bus Context and Conditions (which  
1076 are reported via the Manager Function).

1077 Routing Devices might also allow the Downstream Bus Segments, or the I3C Targets on such segments, to  
1078 be indirectly configured by the I3C Controller on the Upstream Bus segment via each Routing Target  
1079 Function, per **Section 6.1.2**. However, the Bus Controller of the Downstream Bus segment is responsible for  
1080 assigning individual Dynamic Addresses to each of the I3C Targets on that segment. If the Routing Device  
1081 serves this function, then it will typically configure each Downstream Bus segment and serves as the  
1082 segment's Active Controller (as well as the Primary Controller for initialization).

### 1083 **6.3.3.1 Encapsulated Transactions to Downstream Bus**

1084 Typical Routing Devices do not directly map the I3C Targets on their Downstream Bus segment(s) to the  
1085 Upstream Bus segment, meaning that the Primary Controller on the Upstream Bus segment must  
1086 communicate via the Routing Target Function in order to drive I3C transactions on the Downstream Bus  
1087 segment. This requires some encapsulation of the I3C transactions that are sent over the Upstream Bus  
1088 segment, as part of the Routing Target Function's I3C content protocol.

1089 Once a Routing Device has been configured and a Route to a Downstream Bus segment has been established,  
1090 the Routing Target Function receives Private Writes from its Upstream Bus (i.e., from the Primary  
1091 Controller). The Routing Device then examines the encapsulated write data per the I3C content protocol,  
1092 enqueues the I3C transfer commands based on the data structures that it received, and then its internal Bus  
1093 Controller executes the I3C transfer commands on the Downstream Bus segment. Similarly, the Routing  
1094 Device collects the results of each I3C transfer command, enqueues them for delivery to the Upstream Bus  
1095 segment, and then notifies the Primary Controller that its requested transactions have been processed (i.e.,  
1096 executed either to successful completion, failure, or termination for other reasons) per the I3C content  
1097 protocol of the Routing Target Function.

1098 The Routing Device could also relay any In-Band Interrupts (IBIs) sent by I3C Targets on the Downstream  
1099 Bus segment to the Upstream Bus segment, so that the Primary Controller could be aware of them. This could  
1100 happen in one of two different ways:

- 1101 • The Primary Controller could periodically poll the Routing Device's Routing Target Function to  
1102 see whether any transfer command responses or IBI Notifications are pending (i.e., via a Private  
1103 Read). If any IBI Notifications are pending, then the Routing Target Function provides ACK and  
1104 then returns a description of transfer command responses and/or IBI Notifications (i.e., per the I3C  
1105 content protocol).
- 1106 • The Routing Device could raise an IBI Request on the Upstream Bus segment containing a short  
1107 notification that some transfer command responses or IBI Notifications are pending and must be  
1108 read (e.g., using the I3C Pending Read Notification contract, per *[MIPI01]* at *Section 5.1.6.2.2*).  
1109 The subsequent read contains a description of transfer command responses and/or IBI  
1110 Notifications (i.e., per the I3C content protocol).

1111 Notification of such responses and/or IBIs could be encapsulated as part of the I3C content protocol for a  
1112 Routing Target Function. For IBI Notifications, this encapsulation would include status, such as whether the  
1113 Bus Controller provided ACK or NACK to each IBI Request from a Downstream I3C Target, identified by  
1114 its Dynamic Address, as well as whether the IBI Request was ACK'd. If the IBI Request was ACK'd, then  
1115 the encapsulation would also include any IBI data payload (if applicable) as well any subsequent read that  
1116 would be performed automatically by the Bus Controller (i.e., for an IBI that signaled a Pending Read  
1117 Notification, per *[MIPI01]* at *Section 5.1.6.2.2*).

1118 **Note:**

1119 *The specific I3C content protocol that a Routing Target Function supports, for encapsulated I3C*  
1120 *transfer commands and responses as well as IBI notifications, is not defined in this Application Note,*  
1121 *nor is it defined in the I3C Specification.*

### 1122 6.3.3.2 Downstream Target Mapping Option

1123 For Routing Devices that only support one Route to a Downstream I3C Bus Segment, an implementer could  
1124 decide to present some or all of the I3C Target Devices on the Downstream I3C Bus Segment as a Virtual  
1125 Target Device that can be directly addressed (i.e., via store-and-forward) on the Upstream Bus segment. For  
1126 some use cases, this removes the need to encapsulate certain I3C transactions involving the Downstream I3C  
1127 Target.

1128 If this option is chosen, then each such Target Device would have its own Dynamic Address that is visible on  
1129 the Upstream Bus segment (i.e., assigned directly by the Primary Controller), for which the Routing Device's  
1130 Peripheral logic must act as a proxy or intermediary.

1131 Each mapped Downstream Target could either be configured automatically by the Routing Device (i.e., as  
1132 and when it is discovered by the Bus Controller), or via other configuration commands that could be sent  
1133 from the Primary Controller. As each mapped Downstream Target is configured (i.e., virtually exposed) to  
1134 the Upstream Bus segment, the Routing Device simulates a Hot-Join Request for a new Virtual Target and  
1135 allows the Primary Controller to assign a Dynamic Address that is used for that particular mapping. The  
1136 Routing Device then associates that new Dynamic Address with the mapped Downstream Target for future  
1137 communications (e.g., Private Writes, Private Reads, CCCs).

#### 1138 **Note:**


1139 *The Routing Device would need to intercept certain CCCs such as SETNEWDA from being sent to*  
1140 *the mapped Downstream Target, as the Dynamic Address assigned by the Primary Controller only*  
1141 *applies to communications with the Virtual Target (i.e., as presented to the Upstream Bus segment).*

1142 As the Primary Controller sends I3C transactions to the Virtual Target, the Routing Device's Peripheral logic  
1143 would respond on behalf of the Downstream Target, in a manner similar to a composite I3C Device (per  
1144 **Section 5.2**) per the transaction type:

- 1145 • **For Write transactions:** The Routing Device would typically ACK the write on behalf of the  
1146 Downstream I3C Target, then cache the data for later relaying to the Downstream I3C Bus.
- 1147 • **For Read transactions:** The Routing Device must only ACK if it has data ready to respond (i.e.,  
1148 from a pre-emptive read that it could have issued earlier, or some other notification from the  
1149 Downstream Target); otherwise, it must NACK the read.
- 1150 • **For Direct CCCs:** The Routing Device typically responds to Direct CCCs sent to the Downstream  
1151 Target. It could optionally pre-fetch certain responses (i.e., for Direct GET or Direct Read) based  
1152 on known status or a private contract, per the Downstream Target type. This use model does not  
1153 work well for all Direct CCCs.

1154 **Figure 9** shows an example of an I3C Routing Device (derived from **Figure 8**) that also maps two I3C  
1155 Targets on its Downstream I3C Bus segment as separate Virtual Targets, presented via its Peripheral logic.  
1156 The Routing Device could still accept I3C Bus transactions directed to the entire Bus via its Routing Target  
1157 Function (i.e., either Broadcast CCCs or transactions directed to any other I3C Targets that might not be  
1158 mapped to the Upstream Bus segment).





**Figure 9 I3C Routing Device with Mapped Downstream Targets**

**Note:**

The decision to map Downstream Targets to the Upstream I3C Bus segment is left up to the implementer, as it requires an additional level of routing complexity that might not be appropriate for all implementations or all use cases. If this option is chosen, then the Routing Device would present a Virtual Target for each such mapped Downstream Target as though it had “Shared Peripheral Logic” (i.e., had Virtual Target type 3’d5). Additionally, in this scenario, an implementer must still configure the Routing Device to present the Route as a Target Function for transactions directed to the Downstream Bus segment, or to any other such I3C Targets that do not map to Virtual Targets that can be directly addressed on the Upstream Bus segment.


1170 **6.3.4 Support for Remote Downstream Buses**

1171 Typical I3C Routing Devices are implemented as single-component solutions. However, an advanced I3C  
 1172 Routing solution could also extend the I3C Routing solution into two distinct components, using a higher-  
 1173 speed link or network between them.

1174 The two components are envisioned as follows:

- 1175 • **An advanced I3C Routing Device** (i.e., the upper portion) that connects to the Upstream I3C Bus
- 1176 segment, presents Virtual Targets on this segment, manages the transactions to/from its Primary
- 1177 Controller, and connects to a higher-speed link; and
- 1178 • **A remote Endpoint** (i.e., the lower portion) that also connects to that same link, owns the
- 1179 Downstream I3C Bus segment (i.e., contains the I3C Bus Controller for this segment), and drives
- 1180 the enqueued Private Write/Read transactions to the indicated I3C Target Devices on its segment.

1181 **Figure 10** shows an example of a two-component I3C Routing solution featuring an I3C Routing Device  
 1182 (derived from **Figure 8**) paired with a remote Endpoint, connected via a higher-speed link. The remote  
 1183 Endpoint controls its Downstream I3C Bus segment and receives transactions from the I3C Routing Device.



1184

**Figure 10 I3C Routing Device with Remote Link to Downstream Bus**

1185 **Note:**

1186 *In the example above, the Virtual Target for Routing Target Function #1 is still associated with a **local***  
1187 *Downstream I3C Bus Segment, whereas the Virtual Target for Routing Target Function #2 is now*  
1188 *associated with a **remote** Downstream I3C Bus Segment, provided by the routed Endpoint device.*  
1189 *The key architectural difference from **Figure 8** is the insertion of a remote link in the Transfer Queues*  
1190 *of the I3C Routing Device. In effect, the remote link extends the Transfer Queues across a longer*  
1191 *physical distance, which could slightly increase the latency of I3C Private Write/Read transfers that*  
1192 *are enqueued by the Primary Controller on the Upstream I3C Bus Segment. However, the overall*  
1193 *flow remains similar to a single-component I3C Routing solution.*

1194 It is beyond the scope of this Application Note to detail the complete set of requirements or implementation  
1195 details pertaining to the higher-speed link between such an I3C Routing Device and any connected remote  
1196 Endpoint devices that control the Downstream I3C Bus segments. However, implementers should consider  
1197 some minimal guidelines and expectations for such a solution:

- 1198 • The high-speed link or network between the Routing Device and the remote Endpoint must  
1199 provide high reliability and robustness for transmitting messages or packets for enqueued I3C  
1200 transfer commands, I3C IBI Notifications or other messages between these components.
- 1201 • Nonetheless, if the high-speed link or network is interrupted or if an established connection  
1202 fails, then the I3C Routing Device must notify the Primary Controller, and not accept new  
1203 enqueued I3C transfer commands directed to the Downstream I3C Bus segment.
- 1204 • The high-speed link or network must also be bi-directional in nature, and have sufficiently high  
1205 bandwidth and low latency, in order to mitigate the performance impacts on a remote I3C Routing  
1206 solution (as compared with a single-component I3C Routing Device).
- 1207 • The method for sending packets or messages over this link or network must allow both I3C  
1208 transfer commands and IBI notifications (i.e., the encapsulated I3C content protocol for the I3C  
1209 Routing Target Function) as well as link management commands and responses, which might be  
1210 specific to the type of high-speed link or network.
- 1211 • The remote Endpoint could either expose its own Transfer Queue size or provide some method of  
1212 flow control to the Routing Device, in order to inform it of any limits that it might have.
- 1213 • The I3C Bus Controller in the remote Endpoint must be sufficiently autonomous, in order to  
1214 handle conditions (such as IBIs raised by Downstream I3C Targets) without requiring immediate  
1215 response from the logic inside the Routing Device.
- 1216 • The I3C content protocol for each Routing Target Function that is linked to a remote Downstream  
1217 Bus segment could be the same as an I3C content protocol for a Routing Target Function of a  
1218 single-component I3C Routing Device (see **Section 6.3.3.1**) for consistency and interoperability.
- 1219 • If the high-speed link or network supports a “one-to-many” connection scheme (i.e., where an I3C  
1220 Routing Device could establish connections to multiple remote Endpoints) then the Routing  
1221 Device could present each of its connected Endpoints as a unique Virtual Target (i.e., one for each  
1222 Downstream Bus segment).
  - 1223 • As each Endpoint is connected, the Peripheral Logic simulates a Hot-Join Request on the  
1224 Upstream I3C Bus segment, presenting a new Virtual Target to the Primary Controller, where  
1225 each receives a unique Dynamic Address.
  - 1226 • The Routing Device then steers the encapsulated I3C transfer commands (i.e., Private  
1227 Writes/Reads) to each remote Endpoint’s Downstream I3C Bus segment, based on the Dynamic  
1228 Address.
- 1229 • The Routing Manager Function inside the Routing Device could offer additional session  
1230 management capabilities to the Primary Controller of the Upstream I3C Bus segment. These might  
1231 be specific to the type of high-speed link or network. Alternately, the session management  
1232 capabilities of the Routing Device could be pre-configured, or configured via other means (i.e., out  
1233 of band).

### 1234 6.3.5 Support for Controller Role or Segment Secondary Controller

1235 A Routing Device could also offer Secondary Controller capabilities on any of its Downstream I3C Bus  
 1236 Segments. For such a Routing Device, its I3C Bus Controller logic for the Downstream segment must have  
 1237 Secondary Controller capabilities, and could optionally initialize as a Secondary Controller, if so configured.


1238 If such a Routing Device is capable of initializing as either the Primary Controller of the Downstream  
 1239 segment or as a Secondary Controller of it, then the Routing Device must be configured to provide a suitable  
 1240 Primary Controller (i.e., one with a separate I3C Device) on that Downstream segment, and the Routing  
 1241 Device must contain logic to manage the Controller Role Handoff procedure with respect to its Routing  
 1242 Target Function. Additionally, the Routing Device must be capable of handling the case in which it initializes  
 1243 as the Primary Controller of that Downstream segment, but then subsequently passes the Controller Role to  
 1244 another Controller-capable Device (i.e., one that initialized as a Secondary Controller and is capable of taking  
 1245 the Controller Role).

1246 In either case, the Routing Device must know when it is not the Active Controller, since it cannot route Private  
 1247 Write/Read transfers from its Transfer Queues (i.e., to/from the Upstream segment) until it receives the  
 1248 Controller Role and can drive enqueued transfers on the Downstream segment. The Routing Target Function  
 1249 could implement support for sending an IBI to the Upstream segment to notify the Active Controller when it  
 1250 has handed the Controller Role off (i.e., is no longer the Active Controller of the Downstream segment).

#### 1251 **Note:**

1252 *If the Routing Device manages multiple Downstream segments and has the Secondary Controller*  
 1253 *capability for some or all of these segments, then it must separately manage the initial Role*  
 1254 *configuration and subsequent Controller Role transitions for each of these segments.*

1255 **Figure 11** shows a partial view of an example Routing Device (derived from a portion of **Figure 8**) with one  
 1256 such Downstream I3C Bus Segment, where the I3C Bus Controller logic has Secondary Controller capability.  
 1257 For this Downstream segment the Routing Device can serve as both Active Controller and Secondary  
 1258 Controller, and can manage the transition between the Controller and Target roles on its I3C Bus Segment.  
 1259 The Transfer Queues that serve this I3C Bus Segment could (optionally) be bi-directional to support limited  
 1260 transactions in I3C Target mode. In this example, the Routing Device has been configured to act as a  
 1261 Secondary Controller for this I3C Bus Segment on initialization, since there is also a Primary Controller on  
 1262 the same segment (which is currently the Active Controller).



1263

**Figure 11 I3C Routing Device with Downstream Secondary Controller Capability**

1264  
1265  
1266  
1267  
1268  
1269  
1270

**Note:**

*The example shown in **Figure 11** does not imply that the Controller-capable Device on the Downstream Bus segment has any effective control or influence over the Upstream Bus segment. The Transfer Queues and other routing-specific logic inside the Routing Device will manage all communications across the Bus segments, and the Routing Device will present itself appropriately to each Bus segment (i.e., with its proper Role). In this example, the Upstream Bus segment is not visible to the Downstream Bus segment.*

## 1271 6.4 Hub Devices

1272 Specialized I3C Hub Devices can provide isolation between the separate electrical domains of an Upstream  
1273 Bus segment and a Downstream Bus segment, enabling use cases where the two segments have electrical  
1274 property differences (even incompatibilities) that necessitate such isolation.

1275 For example, the I3C Target Devices in a Downstream Bus segment might operate at different electrical  
1276 parameters, from the Upstream segment, including but not limited to:

- 1277 • Different operating voltage requirements (i.e., parameter  $V_{DD}$ , per [MIPI01] at Section 6.1)
- 1278 • Different current requirements (i.e., parameter  $I_i$ , per [MIPI01] at Section 6.1)

1279 An I3C Hub Device can also provide buffering to alleviate the total loading of the I3C Bus, enabling  
1280 applications in which the total number of I3C Target Devices would result in excessively high capacitance  
1281 (i.e., parameters  $C_i$  and  $C_b$ ) if all the Devices were resident on the same Bus segment.

1282 It is beyond the scope of this Application Note to detail the complete set of capabilities that could theoretically  
1283 be provided by such an I3C Hub Device, but the core Hub Device concepts can be stated as:

- 1284 • Isolation between the Upstream and Downstream Bus segments;
- 1285 • Configurable I/O parameters for the Downstream Bus segment; and
- 1286 • At least one Virtual Target, presented by the I3C Hub Device as a Hub Manager Function, that  
1287 provides the I3C Controller on the Upstream segment control over those configurable parameters.  
1288 (I.e., via CCCs or Private Write/Read transactions to the Hub Manager Function's Dynamic  
1289 Address.)

### 1290 **Note:**


1291 *In a strict sense, simple I3C Hub Devices that provide isolation between Upstream and Downstream*  
1292 *I3C Bus Segments might not have a Virtual Target that acts as a Hub Manager Function, if the*  
1293 *configuration of the Hub Device is accomplished by other means (i.e., not using in-band transactions*  
1294 *on the Upstream Bus segment from the I3C Controller). However, this Application Note assumes that*  
1295 *the advanced capabilities and configurability of such Hub Devices will be a desirable feature, and*  
1296 *that the Virtual Target capabilities defined in this Application Note will provide a mechanism for*  
1297 *providing this feature. In the remaining sections of this Application Note, the term 'Hub Device' is*  
1298 *interpreted as an advanced I3C Hub Device that includes this capability, presents a Virtual Target as*  
1299 *a Hub Manager Function, and allows configuration via this Virtual Target.*

1300 **6.4.1 Architectural Overview**

1301 An I3C Hub Device is similar in concept to a Composite I3C Device (see *Section 5.2.1*) that uses Peripheral  
1302 logic to present at least one Virtual Target, and that interacts with its Upstream I3C Bus through its additional  
1303 capabilities (i.e., capabilities over and above those required of a simple I3C Target). If the Hub Device also  
1304 presents other Virtual Targets (i.e., ones not shown below, or not described in this Application Note), then the  
1305 Peripheral Logic could have additional capabilities, however these are not required.

1306 The Hub Device also contains Isolation Logic that enables I3C transactions to flow across the boundary  
1307 between the electrically isolated segments, using appropriate isolation methods. This isolation could be  
1308 accomplished by specialized circuits that track the states of the SDA and SCL lines, repeating or mirroring  
1309 actions taken on one segment and replicating them to the other segment, per the I3C Specification (see  
1310 *Section 6.4.3*).

1311 *Figure 12* shows an example of a Hub Device that presents a single I3C Virtual Target on an I3C Bus, namely  
1312 a Hub Manager Function. A Hub Manager Function is used by the Upstream Bus segment's I3C Controller  
1313 to configure and manage the Hub Device and the electrical I/O parameters of its Downstream Bus segment,  
1314 as well as to control the Isolation Logic's operating mode.



1315

**Figure 12 I3C Hub Device with Isolation Logic and Downstream Target Devices**

1316 The Peripheral logic in such a Hub Device maintains the Dynamic Address of the Virtual Targets, including  
1317 the Hub Manager Function (and potentially other optional Functions), and also responds to I3C transactions  
1318 that address such Virtual Targets. However, the Peripheral logic allows I3C transactions that address other  
1319 Target Addresses (i.e., those not assigned to any internal Virtual Targets) to pass to the Isolation Logic where  
1320 they can be tracked and echoed to the Downstream Bus segment.

#### 1321 **6.4.2 Hub Manager Function**

1322 Hub Devices present at least one Hub Manager Function as a Virtual Target. A Hub Manager Function  
1323 exposes the Device's presence on the I3C Bus and describes its capabilities and optional features (see  
1324 **Section 6.1.1**).

1325 If such Devices are fully compliant with version 1.1 of the I3C Specification [**MIPI02**], then they must report  
1326 this capability in the Bus Configuration Register (BCR) for the Manager Function's Virtual Target.  
1327 Specifically, the Manager Function's BCR Bit[4] must indicate that that it is a Virtual Target (see [**MIPI01**]  
1328 at **Section 5.1.1.2.1**). Such Targets will also support the GETCAPS CCC Format 2 CCC with Defining Byte  
1329 VTCAPS (see [**MIPI01**] at **Section 5.1.9.3.19**) to describe more details regarding the Hub Device's  
1330 capabilities and features.

- 1331 • Manager Functions for Hub Devices will support the GETCAPS Format 2 CCC with Defining  
1332 Byte VTCAPS and return a message of at least one byte (i.e., the VTCAP1 byte).
- 1333 • In the first byte (VTCAP1), Bits[2:0] will have the value **3'd6** to indicate that it is a Hub Device  
1334 that supports pass-through transactions.
- 1335 • The second byte (VTCAP2) does not currently define any bit fields relating to Hub Device  
1336 capabilities or features.

1337 The Hub Manager Function typically also describes its capabilities and optional features, including:

- 1338 • The type of Isolation Logic, including the electrical parameters and I/O pad controls that the I3C  
1339 Controller can access or change;
- 1340 • Any additional internal routing delays that the Isolation Logic might add (i.e., for each transaction  
1341 that goes through the Isolation Logic to the I/O pads and addresses an I3C Target Device on the  
1342 Downstream segment);
- 1343 • The Isolation Logic's initial mode (i.e., whether it is engaged vs. disengaged) when the Hub  
1344 Device is powered on and initialized by the I3C Controller;
- 1345 • The method of engaging the Isolation Logic and bringing any I3C Target Devices on its  
1346 Downstream Bus segment online (i.e., with a virtual connection to the Upstream Bus segment);  
1347 and
- 1348 • Any additional advanced capabilities that might be supported, including error handling  
1349 capabilities.

1350 **Note:**

1351 *The specific I3C content protocol that a Hub Manager Function supports is not defined in this*  
1352 *Application Note, nor is it defined in the I3C Specification.*



### 1353 6.4.3 Isolation Logic and Transactions for Downstream Devices

1354 The Isolation Logic plays a special role in tracking the actions that are initiated by I3C Devices on the  
1355 Upstream Bus segment and repeating or mirroring such actions, so that they might be repeated (or replicated)  
1356 to the Downstream Bus segment. Similarly, the Isolation Logic must track actions that the I3C Devices on  
1357 the Downstream Bus segment might initiate, and must track these in order to repeat them to the Upstream  
1358 Bus segment.

1359 Notably, the Isolation Logic must contain a Leader/Follower tracking circuit that identifies electrical state  
1360 changes on one Bus segment and replicates them to the other segment with minimal delay. This tracking  
1361 circuit must determine which segment is the “leader” and which is the “follower” at any given moment,  
1362 according to the I3C Specification’s defined behaviors for I3C Devices and how they respond to changing  
1363 states. This enables the Isolation Logic to act as a nearly invisible pass-through for I3C transfers, in contrast  
1364 to an I3C Bridge Device (which converts I3C transfers to/from actions on another bus or interface), or an I3C  
1365 Routing Device (which uses internal queues to store and forward I3C transfers across its Bus segments).

1366 The typical use case for a Hub Device assumes that the Active Controller resides on the Upstream Bus  
1367 segment, and enables the following types of transfers and other procedures across its Isolation Logic:

- 1368 • I3C Devices on the Downstream Bus segment can see and participate in transactions initiated on  
1369 the Upstream segment, i.e., by the Active Controller, including:
  - 1370 • I3C Broadcast CCCs that are sent to all Targets, where the I3C Devices on the Downstream Bus  
1371 segment must ACK the Broadcast Address;
  - 1372 • I3C Direct CCCs that use framing and require specific Targets to provide ACK/NACK, where  
1373 the Targets on the Downstream Bus segment must ACK or NACK their Target Address at the  
1374 appropriate time, and optionally respond with data (i.e., for Direct Read/GET CCCs);
  - 1375 • I3C modal flows (e.g., Dynamic Address Assignment with ENTDA), where the I3C Devices  
1376 on the Downstream Bus segment must participate in the flows (i.e., arbitrate and eventually  
1377 receive a Dynamic Address);
  - 1378 • Private Write transactions in SDR Mode that are directed to Targets that are on the Downstream  
1379 Bus segment and will ACK the Write;
  - 1380 • Private Write transactions in SDR Mode that are directed to Group Addresses having at least one  
1381 Target assigned to that Group on the Downstream segment that will ACK the write;
  - 1382 • Private Read transactions in SDR Mode that are directed to Targets that are on the Downstream  
1383 Bus segment, and for which an ACK with response to the Read will be returned;
  - 1384 • Entering HDR Modes, using the HDR Restart Pattern to frame different transfers in the same  
1385 HDR Mode, and driving HDR Generic Write and Read transfers in supported HDR Modes  
1386 directed to Targets (and optionally Groups, as above) on the Downstream Bus segment, per the  
1387 signaling protocol of that HDR Mode;
  - 1388 • Exiting HDR Modes using the HDR Exit Pattern;
  - 1389 • Error recovery procedures (per *[MIPI01]* at *Section 5.1.10*) that are meant for all I3C Devices  
1390 on both Upstream and Downstream segments, or (optionally) only on the Downstream segment;
  - 1391 • Reset flows that include the Target Reset Pattern (per *[MIPI01]* at *Section 5.1.11*) that are meant  
1392 for all I3C Devices on both Upstream and Downstream segments, or (optionally) only on the  
1393 Downstream segment;

- 1394 • I3C Devices on the Downstream segment can detect defined Bus Conditions (including Bus Idle  
1395 and Bus Available, per specification **Section 5.1.3.2**) and know when they can drive a START  
1396 request to initiate various types of In-Band Interrupt requests, including:
  - 1397 • In-Band Interrupt Requests from a Target;
  - 1398 • Hot-Join Requests; and
  - 1399 • Controller Role Requests (although the typical use case for such a Hub Device does not support  
1400 an I3C Controller-capable Device on its Downstream Bus segment);
- 1401 • I3C Devices on the Downstream segment can monitor the Address Header after a START  
1402 condition and optionally arbitrate their assigned Dynamic Address into the Arbitrable Address  
1403 Header, to drive an In-Band Interrupt Request (as listed above).

1404 **Note:**

1405 *The use cases listed above are not exhaustive, but are intended to provide an overview of the*  
1406 *kinds of situations that the Isolation Logic would expect to encounter and handle, with the goal of*  
1407 *tracking changes in state on the SDA and SCL lines that connect to both the Upstream and*  
1408 *Downstream segments. The Isolation Logic needs some level of awareness of the I3C electrical*  
1409 *states (i.e., how and when to transition SDA between Open Drain vs. Push-Pull), such that it*  
1410 *accurately replicates to one segment the actions driven by one or more I3C Devices connected to*  
1411 *the other segment. The Isolation Logic designer must assume that the behavior of the I3C Devices*  
1412 *on each Segment conforms to the I3C Specification.*

1413 The Isolation Logic also works with the Peripheral logic to ensure that when transactions from the Upstream  
1414 Bus segment are addressed to internal Virtual Targets (such as the Hub Manager Function; see **Section 6.4.2**),  
1415 the Isolation Logic gives priority to the Upstream Bus segment and always treats the Downstream Bus  
1416 segment as the “follower”.

1417 Hub Devices with more advanced functionality could provide additional control over the Isolation Logic’s  
1418 operating mode, and could support optional requests sent to the Hub Manager Function via a content protocol.  
1419 Such optional requests could include:

- 1420 • Control over when attempts to raise In-Band Interrupt requests from I3C Targets on the  
1421 Downstream Bus segment would be allowed vs. not allowed. This could be achieved by:
  - 1422 • Intercepting and overriding the Dynamic Address of such I3C Targets (i.e., by determining when  
1423 a START condition or IBI Request has been initiated by a Downstream Target, and then trying  
1424 to drive a lower Address value into the Arbitrable Address Header); or
  - 1425 • Providing NACK when the Dynamic Address of a known I3C Target on the Downstream Bus  
1426 segment is detected after a START, when the Downstream Target initiated the IBI Request (i.e.,  
1427 by temporarily disconnecting the Leader/Follower tracking circuit, driving NACK with a clock  
1428 cycle, etc.);
- 1429 • Control over the Isolation Logic’s ability to pass HDR Modes to the Downstream Bus segment,  
1430 for situations where the additional propagation delay or other electrical parameters do not support  
1431 transfers in some or all HDR Modes, for the specific I3C Devices on the Downstream Bus  
1432 segment;
- 1433 • Control over when the Downstream Bus segment is “parked” and kept in a Bus Idle state (i.e.,  
1434 when SCL and SDA lines for the segment are pulled to High and stay High) and the Isolation  
1435 Logic would not pass any transactions from the Upstream Bus segment;
- 1436 • Control over whether the Isolation Logic is allowed to pass the HDR Exit Pattern and/or I3C  
1437 Target Reset Pattern (either with or without preceding RSTACT CCCs) to the Downstream Bus  
1438 segment, when operating in SDR Mode.

1439 Hub Devices with more advanced functionality could also support special error recovery commands sent to  
1440 the Hub Manager Function via a content protocol. For these special error recovery commands, the Hub  
1441 Manager Function could temporarily command the Isolation Logic to disconnect its Leader/Follower tracking  
1442 circuit, and then initiate certain error recovery procedures that only affect the Downstream Bus segment.  
1443 Such procedures could include:

- 1444 • Sending START, 7'h7E/W, HDR Exit Pattern followed by STOP to recover from various Target  
1445 Errors (per *[MIPI01]* at *Section 5.1.10.2.3* and *Section 5.1.10.2.5*) for situations when the  
1446 Isolation Logic detects that the Leader/Follower tracking circuit definitively determined that at  
1447 least one I3C Device on the Upstream Bus segment did provide ACK to the Broadcast Address,  
1448 but no I3C Devices on the Downstream Bus segment provided ACK to the Broadcast Address.
- 1449 • For such cases, the Isolation Logic must determine whether such an ACK was seen on earlier  
1450 occasions from any I3C Devices on the Downstream Bus segment.
- 1451 • If the Isolation Logic also has the ability to proactively monitor for such situations (i.e., loss of  
1452 Broadcast ACK on the Downstream Bus segment), then the Peripheral logic and Hub Manager  
1453 Function could also generate an In-Band Interrupt Request to the Active Controller with a  
1454 notification of that condition.
- 1455 • Stuck SDA Handling (per *[MIPI01]* at *Section 5.1.10.2.6*) for situations when the Isolation Logic  
1456 detects an I3C Device holding SDA High or Low on the Downstream Bus segment, and  
1457 automatically disconnects its Leader/Follower tracking circuit accordingly (i.e., to protect the  
1458 Upstream Bus segment).
- 1459 • For situations where the Isolation Logic must automatically disconnect its Leader/Follower  
1460 tracking circuit to protect the Upstream Bus segment, the Peripheral logic and Hub Manager  
1461 function could generate an In-Band Interrupt Request to the Active Controller with a notification  
1462 of that condition.
- 1463 • Target Reset flows using the Target Reset Pattern, with zero or more preceding RSTACT CCCs in  
1464 a sequence (per *[MIPI01]* at *Section 5.1.11*) sent to I3C Target(s) on the Downstream Bus  
1465 segment only, but not visible to any I3C Devices on the Upstream Bus segment.
- 1466 • Direct reset pin control or power management of one or more I3C Devices on the Downstream  
1467 Bus segment, using special reset and power control logic that could force such I3C Devices to be  
1468 reset or power-cycled in extreme cases of failure or non-response.
- 1469 • This would also require additional GPIO outputs (for reset pin control) or power relay circuits  
1470 (for power management) that could be controlled via the content protocol.

#### 6.4.4 Support for Open Drain Pull-Up Handling

For some system designs, the Downstream Bus segment might require a special Pull-Up value due to the number of Target Devices that must be isolated from the Upstream Bus segment, and the overall design of the Downstream Bus (see I3C electrical parameter  $R_P$ , per [MIPI01] at Section 6.1). In such situations, the I3C Hub Device must provide the appropriate Pull-Up for Open Drain mode for its Downstream Bus segment, per the I3C Specification. Parameter  $R_P$  for the Downstream Bus segment needs to be chosen carefully because the Hub Device does not store and forward I3C transfers (as an I3C Routing Device would do). This means that all Private Write/Read transfers initiated by the Active Controller on the Upstream Bus segment must necessarily happen at the same data transfer rate on the Downstream Bus segment.

The Hub Device must either detect when the Active Controller on the Upstream Bus segment is using its own Pull-Up; or the Hub Device could utilize an external Pull-Up control pin provided by the Active Controller for this purpose (if available). The I3C Specification does allow an I3C Controller Device to provide an external pin for Open Drain Pull-Up (see [MIPI01] at Section 5.1.3.1 and Section 6.1); this pin can be the Controller's sole source of Pull-Up, or it can be in addition to an internal Open Drain class Pull-Up structure (e.g., an internal Pull-Up resistor or current source which is only engaged or enabled for Open Drain mode).

Figure 13 shows a partial view of an example Hub Device (derived from a portion of Figure 12) with a direct pin connection to the Active Controller of the Upstream Bus segment (i.e., the Primary Controller). The Hub Device monitors this direct pin connection, and selectively enables or disables its own Open Drain class Pull-Up for its Downstream Bus segment in response to the signal driven by the Active Controller (as well as other conditions detected by the Leader/Follower tracking circuit). In this example, the Open Drain class Pull-Up for the Downstream Bus segment can either be internal to the Hub Device, or external (i.e., a Pull-Up resistor controlled by an output pin in the I/O pads facing the Downstream Bus segment). Such a design allows the Hub Device to be tuned to the specific needs of the Downstream Bus segment and its Target Devices.




Figure 13 I3C Hub Device using External Pin for Open Drain Pull-Up

#### Note:

Per the I3C Specification, each Bus segment also requires a High-Keeper Pull-Up (see [MIPI01] at Section 5.1.3.1), however these High-Keeper Pull-Ups are not shown in Figure 13. If the Hub Device also provides the High-Keeper Pull-Up, then it can be either internal or external. The Hub Device must also disengage both Pull-Ups (i.e., for High-Z) as necessary when it detects certain types of Handoff transitions.

An I3C Controller Device that provides an external Pull-Up for Open Drain will typically use this pin to control an external Pull-Up resistor for the Upstream Bus segment. This Pull-Up resistor is also not shown in Figure 13.