Skip to main content

Join the Mailing List

  • Member Login
  • Contact Us
  • Visit our Blog
Join MIPI
  • About Us
    • MIPI Overview
    • Structure And Governance
      • Board of Directors and Officers
    • Groups
      • Audio
      • Camera
      • Display
      • Debug
      • I3C
      • Marketing Steering Group
      • PHY
      • RF Front-End Control
      • Reduced Input Output
      • Security Investigation Group
      • Software
      • Technical Steering Group
      • Test
      • UniPro
    • Industry Liaisons
    • Contact Us
  • Membership
    • All Member Directory
    • Contributor and Board Members
    • Join MIPI
      • Membership Model
    • Upgrade to Contributor
    • Annual Awards Program
  • Specifications
    • About MIPI Specifications
    • Current Specifications
    • Audio
      • MIPI SLIMbus
      • MIPI SoundWire
    • Camera and Imaging
      • MIPI Camera Command Set (MIPI CCS)
      • MIPI Camera Serial Interface 2 (MIPI CSI-2)
    • Chip-to-Chip/IPC
      • MIPI DigRF
      • MIPI Low Latency Interface
      • MIPI UniPro
    • Control and Data
      • eTrak – Envelope Tracking Interface
      • MIPI Battery Interface
      • MIPI I3C and I3C Basic
      • MIPI RF Front-End Interface
      • MIPI System Power Management
      • MIPI Virtual GPIO Interface (VGI)
    • Debug and Trace
      • MIPI Debug for I3C
      • MIPI High-Speed Trace Interface (MIPI HTI)
      • MIPI Gigabit Debug for IP Sockets (MIPI GbD IPS)
      • MIPI Gigabit Debug for USB (MIPI GbD USB)
      • MIPI Narrow Interface for Debug and Test (MIPI NIDnT)
      • MIPI Parallel Trace Interface (MIPI PTI)
      • MIPI SneakPeek Protocol (MIPI SPP)
      • MIPI System Trace Protocol (MIPI STP)
      • MIPI System Software Trace (MIPI SyS-T)
      • MIPI Trace Wrapper Protocol (MIPI TWP)
    • Display and Touch
      • MIPI Display Serial Interface (MIPI DSI)
      • MIPI Display Serial Interface 2 (MIPI DSI-2)
      • MIPI Display Command Set (MIPI DCS)
      • MIPI Touch
    • Physical Layers
      • MIPI A-PHY
      • MIPI A-PHY Protocol Adaptation Layers (PALs)
      • MIPI C-PHY
      • MIPI D-PHY
      • MIPI M-PHY
    • Software Integration
      • MIPI I3C Host Controller Interface
      • MIPI DisCo for NIDnT
      • MIPI DisCo for I3C
      • MIPI DisCo for SoundWire
      • MIPI Discovery and Configuration (DisCo) Specification
    • Specification Software Code
      • MIPI Camera Command Set (CCS) Tools
      • MIPI SyS-T Instrumentation Library
  • Resources
    • Knowledge Library
      • Conference Presentations
      • Webinars
      • Whitepapers
      • Videos
    • E-Learning Hub
    • Application Areas
      • 5G
      • Mobile
      • Automotive
      • IoT
      • Augmented/Virtual Reality
    • Frequently Asked Questions
      • General FAQs
      • MIPI I3C and I3C Basic FAQs
      • A-PHY FAQs
    • MIPI Alliance Manufacturer ID Page
  • News
    • Newsroom
    • MIPI In The News
    • MIPI Press Releases
    • Member News
    • Visit the Blog
  • Events
    • Upcoming Events
    • Past Events
    • MIPI DevCon
      • MIPI DevCon 2021
      • MIPI DevCon 2020
      • Past DevCon Resources
Menu

You are here

    Can I3C and I²C co-exist on the same bus?

    Yes, both I3C and I²C can share the same bus. For details, see question above regarding I3C backward compatibility.

    FAQ Category:

    • Introduction to MIPI I3C v1.0 and I3C Basic v1.0
    FAQ Type: 
    I3C

    MIPI Alliance

    • About Us
    • Membership
    • Specifications
    • Resources
    • News
    • Events
    • Manufacturer ID Page
    • Visit Our Blog
    • Join Mailing List
    • Privacy Policy
    Disclaimer

    MIPI Alliance, Inc. does not endorse companies or their products. No liability can be accepted by MIPI Alliance, Inc., its directors or employees for any loss occasioned to any person or entity acting or failing to act as a result of anything contained in or omitted from the content of this material.

    © 2021 MIPI All rights reserved.