



**Frequently Asked Questions (FAQ)  
for MIPI I3C<sup>®</sup> v1.1  
and MIPI I3C Basic<sup>SM</sup> v1.0**

**FAQ Version 1.0  
25 March 2020**

MIPI Board Approved 25 March 2020

**Public Release Edition**

**NOTICE OF DISCLAIMER**

The material contained herein is provided on an “AS IS” basis. To the maximum extent permitted by applicable law, this material is provided AS IS AND WITH ALL FAULTS, and the authors and developers of this material and MIPI Alliance Inc. (“MIPI”) hereby disclaim all other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of negligence. ALSO, THERE IS NO WARRANTY OR CONDITION OF TITLE, QUIET ENJOYMENT, QUIET POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD TO THIS MATERIAL.

IN NO EVENT WILL ANY AUTHOR OR DEVELOPER OF THIS MATERIAL OR MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL, CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR ANY OTHER AGREEMENT RELATING TO THIS MATERIAL, WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled by any of the authors or developers of this material or MIPI. Any license to use this material is granted separately from this document. This material is protected by copyright laws, and may not be reproduced, republished, distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related trademarks, service marks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance Inc. and cannot be used without its express prior written permission. The use or implementation of this material may involve or require the use of intellectual property rights (“IPR”) including (but not limited to) patents, patent applications, or copyrights owned by one or more parties, whether or not members of MIPI. MIPI does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any IPR or claims of IPR as respects the contents of this material or otherwise.

Without limiting the generality of the disclaimers stated above, users of this material are further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the contents of this material; (b) does not monitor or enforce compliance with the contents of this material; and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance with MIPI specifications or related material.

Questions pertaining to this material, or the terms or conditions of its provision, should be addressed to:

MIPI Alliance, Inc.  
c/o IEEE-ISTO  
445 Hoes Lane, Piscataway New Jersey 08854, United States  
Attn: Managing Director

**Special Note Concerning MIPI I3C and MIPI I3C Basic**

As described in the I3C Basic specification, certain parties have agreed to grant additional rights to I3C Basic implementers, beyond those rights granted under the MIPI Membership Agreement or MIPI Bylaws. Contribution to or other participation in the development of this FAQ document does not create any implication that a party has agreed to grant any additional rights in connection with I3C Basic. Consistent with the statements above, nothing in or about this FAQ document alters any party’s rights or obligations associated with I3C or I3C Basic.

# Contents

<b>1</b>	<b>Introduction</b> .....	<b>1</b>
<b>2</b>	<b>Frequently Asked Questions</b> .....	<b>2</b>
<b>2.1</b>	<b>Introduction to MIPI I3C</b> .....	<b>2</b>
Q1.1	What is MIPI I3C and I3C Basic?.....	2
Q1.2	What does the I3C acronym mean?.....	2
Q1.3	Why is MIPI I3C being introduced? .....	2
Q1.4	What are the main features of MIPI I3C? .....	2
Q1.5	How many signal lines does I3C have? .....	2
Q1.6	Does I3C require pull-up resistors on the bus like I <sup>2</sup> C? .....	2
Q1.7	Who is I3C intended for? .....	3
Q1.8	Why replace I <sup>2</sup> C with I3C? .....	3
Q1.9	Does I3C use less power than I <sup>2</sup> C? .....	3
Q1.10	Is anyone currently using I3C?.....	3
Q1.11	How is I3C different from I <sup>2</sup> C? .....	3
Q1.12	Is I3C backward compatible with I <sup>2</sup> C?.....	3
Q1.13	What is the maximum number of I3C Devices that can be connected on the same Bus?.....	3
Q1.14	Can there be more than one I3C Slave inside a chip? .....	3
Q1.15	Can I3C and I <sup>2</sup> C co-exist on the same bus? .....	3
Q1.16	What is the bit rate for I3C? .....	4
Q1.17	Can I3C Slaves initiate communication (i.e., interrupt the Master)? .....	4
Q1.18	Is it possible to have multiple Masters on the same I3C Bus? .....	4
Q1.19	How can Masters and Slaves communicate on the I3C Bus? .....	4
Q1.20	What are CCCs (Common Command Codes) and why are they used? .....	4
Q1.21	Why replace SPI (Serial Peripheral Interface) with I3C? .....	4
Q1.22	What is MIPI I3C v1.1? .....	5
Q1.23	What are the “required” features in I3C v1.1 vs. I3C 1.0?.....	5
Q1.24	Are there any I3C v1.0 features that are not supported in I3C v1.1? .....	5
Q1.25	What is new in I3C v1.1? .....	5
Q1.26	How does an I3C Slave behave with an I <sup>2</sup> C Master vs. with an I3C Master? .....	5
Q1.27	Must all I3C Slaves support Dynamic Address Assignment (DAA)? .....	6
Q1.28	How can an I3C Slave lose its I3C Dynamic Address, and how does it become an I <sup>2</sup> C Slave again? .....	6
Q1.29	What are the differences between I3C v1.0 and I3C v1.1 in how CCCs are defined?6	6
Q1.30	What has changed in CCC use or coding in I3C v1.1? .....	7
Q1.31	What are “Vendor / Standard Extension” CCCs, who can use them, and how are they differentiated among different uses?.....	8
Q1.32	How should custom CCCs be used as part of a content protocol based on I3C? .....	9
Q1.33	What is Offline, and what does it mean to be Offline Capable? .....	11
Q1.34	What is a Virtual Slave? .....	11
Q1.35	Does the I3C v1.1 Bus enable ‘Routing’?.....	11
Q1.36	How are the following similar and/or different: In-Band Interrupt, Hot-Join, and Mastership Request (IBI / HJ / MR)?.....	12
Q1.37	Why does I3C allow more than one Master on the I3C Bus? What can a Secondary Master do that the Main Master can’t? .....	12

<b>2.2</b>	<b>MIPI I3C Specification.....</b>	<b>13</b>
Q2.1	How can the MIPI I3C v1.0 Specifications be obtained? .....	13
Q2.2	Does I3C support inclusion of I <sup>2</sup> C devices on the bus, and at what speed? .....	13
Q2.3	When is the pull-up resistor enabled? .....	13
Q2.4	Is a High-Keeper needed for the I3C Bus?.....	13
Q2.5	What is a Provisional ID, and why is it needed?.....	13
Q2.6	How do the first 32 bits of the Provisional ID work? Are they random or fixed? ....	13
Q2.7	What if the Master detects a collision during Dynamic Address Assignment (DAA)? .....	14
Q2.8	What CCCs must my Slave support before a Dynamic Address is assigned? .....	14
Q2.9	What are some of the I3C Bus conditions when the Bus is considered inactive?.....	14
Q2.10	When my Device drives the Bus, does it need to see a STOP before a Bus Idle? ....	14
Q2.11	When can an I3C Slave issue an In-Band Interrupt (IBI)?.....	14
Q2.12	What is Hot-Join?.....	15
Q2.13	Can I3C Hot-Join Slave Devices be used on a legacy I <sup>2</sup> C bus? .....	15
Q2.14	What are the I3C Bus Activity States? .....	15
Q2.15	Is there any time-stamping capability defined in the I3C Bus?.....	15
Q2.16	Is there a maximum limit to I3C Bus payload length?.....	15
Q2.17	Does the I3C Bus enable ‘Bridges’? .....	16
Q2.18	Can a Slave indicate any speed limit that it might have? .....	16
Q2.19	Is there any test mode in the I3C Bus?.....	16
Q2.20	Are there any error detection and recovery methods in I3C?.....	16
Q2.21	During HDR-DDR Mode CRC 5 transmission, how many clocks should I be looking for? .....	16
Q2.22	Can a Master issue a STOP condition regardless of whether or not a Slave has issued an acknowledgment indicating a completed transaction?.....	16
Q2.23	What errors are reported on the GETSTATUS Protocol Error bit?.....	16
Q2.24	What errors are covered by the S5 Error? .....	17
Q2.25	Do Devices have to wait for a Repeated START or STOP, or both, to recover from S2-S5 errors? .....	17
Q2.26	When does the RSTACT CCC state clear in an I3C Slave?.....	17
Q2.27	What is the minimal Slave Reset support required in I3C v1.1?.....	17
Q2.28	When does a Slave escalate Slave Reset to Full-Chip reset? .....	17
Q2.29	Are there any special timing requirements for sending the first START + 7’h7E + W? .....	18
Q2.30	What is the I3C Open-Drain t <sub>High</sub> Max? Table 10 shows it as 41 ns, but a Note says it may be longer .....	18
Q2.31	Can you please explain how to interpret t <sub>SCO</sub> timing? .....	18
Q2.32	Does an I3C Slave need to receive and process the Broadcast ENEC, DISEC, and other Bus-state CCCs before being assigned a Dynamic Address?.....	18
Q2.33	When is the pull-up resistor enabled? .....	18
Q2.34	Does the mandated "single-retry model" apply to all Directed Read CCCs? .....	18

25-Mar-2020

**2.3 Implementation: Ecosystem.....19**

Q3.1 Who is defining the MIPI I3C Specifications? ..... 19

Q3.2 Which companies were part of the original MIPI Sensor Working Group?..... 19

Q3.3 What is the availability of development hardware for I3C prototyping, including FPGAs? ..... 19

Q3.4 What is the I3C IP core availability in the market?..... 19

Q3.5 What companies are part of the MIPI I3C Working Group?..... 19

**2.4 Implementation: As a System Designer .....20**

Q4.1 What is the maximum capacitance load allowed on the I3C Bus?.....20

Q4.2 What is the maximum wire length for I3C communication? .....20

Q4.3 Can I<sup>2</sup>C repeaters be used for I3C? .....20

Q4.4 Will the I<sup>2</sup>C devices respond to I3C commands? .....20

Q4.5 How are communication conflicts resolved on the I3C Bus? .....20

Q4.6 Can I3C Devices cause the communication bus to ‘hang’? .....20

Q4.7 Will all I3C Devices be compatible with all CCCs? .....20

**2.5 Implementation: As a Software Developer .....21**

Q5.1 Are there any companion MIPI I3C Specifications that enable software development?..... 21

Q5.2 Are there software libraries available (or about to be) for I3C?..... 21

**2.6 Interoperability Workshops.....22**

Q6.1 What is a MIPI I3C Interoperability Workshop? .....22

Q6.2 What is the output from a MIPI I3C Interoperability Workshop?.....22

Q6.3 Are MIPI I3C Interoperability Workshops an ongoing activity? .....22

Q6.4 Who can attend or participate in a MIPI I3C Interoperability Workshop?.....22

Q6.5 What HW/SW is typically needed to participate in a MIPI I3C Interoperability Workshop?.....22

Q6.6 Are there any interoperability workshops planned for I3C v1.1? .....22

**2.7 Up and Coming .....23**

Q7.1 What future MIPI Specifications will be leveraging I3C? .....23

Q7.2 Are there any impending MIPI I3C fixes/errata that should be applied now? .....23

Q7.3 Are any revisions to MIPI I3C v1.0 expected? .....23

Q7.4 Are there any impending MIPI I3C fixes/errata that should be applied now? .....23

Q7.5 Are any revisions to I3C v1.1 expected?.....23

Q7.6 What new features, if any, are coming to MIPI I3C?.....23

**2.8 Clarification, Disambiguation, and Allowances .....24**

Q8.1 Can Sync and Async Time Control be enabled at the same time? .....24

Q8.2 Is there a way to turn off Time Control? .....24

Q8.3 Do I have to wait the full 1 ms for Hot-Join?.....24

Q8.4 Is there any way to exit from an S0/S1 error other than waiting for an Exit Pattern? .....24

Q8.5 What happens if the Master crashes during a Read?.....24

Q8.6 If a Device has a  $t_{SCO}$  value greater than 12 ns, does that mean it doesn't qualify as an I3C Device? .....24

Q8.7 Does Figure 44 HDR-DDR Format apply for Command, Data, and CRC? Or only for Data? .....25

Q8.8 Does the Master provide an additional CLK after the Terminate Condition and before the Restart/Exit Pattern, as shown in Figure 52 Master Terminates Read?....25

Q8.9 In a Hot-Join, when should the DISEC CCC be sent? After ACK, or after NACK? .....25

Q8.10 Is there a way to turn off Timing Control? .....26

Q8.11 What happens if the Master crashes during a Read?.....26

Q8.12 Do I have to wait the full 1 ms for Hot-Join? How does I3C v1.1 handle this?.....26

Q8.13 Why was the RSTDAA Directed CCC deprecated, and why is it being removed? ..26

Q8.14 How does the Set Bridge Targets (SETBRGTGT) CCC differ between I3C v1.0 and I3C v1.1? .....26

Q8.15 How do  $t_{CBSr}$  and  $t_{CASr}$  timing differ between I3C v1.1 and I3C v1.0?.....26

Q8.16 How is the GETMXDS CCC (maximum data speed) updated in I3C v1.1? .....26

**2.9 Conformance Testing.....27**

Q9.1 What is a MIPI Conformance Test Suite (CTS)? .....27

Q9.2 Is there a CTS for I3C v1.0? .....27

Q9.3 What is the scope of tests for the I3C v1.0 CTS?.....27

Q9.4 Does the I3C Interoperability Workshop follow the I3C CTS? .....27

Q9.5 What details are provided for each I3C CTS test case? .....27

Q9.6 Is there a CTS for I3C v1.1? .....27

**2.10 Legal & Intellectual Property Related Questions .....28**

Q10.1 Is MIPI I3C Basic royalty free? .....28

Q10.2 What license terms apply to MIPI I3C v1.x? .....28

**3 Terminology .....29**

**3.1 Definitions.....29**

**3.2 Abbreviations .....29**

**3.3 Acronyms.....30**

**4 References .....31**

## 1 Introduction

1 This FAQ has been developed to introduce the MIPI I3C [MIPI01][MIPI12] and I3C Basic [MIPI10]  
2 Specifications to developers and users. The I3C WG has compiled these frequently asked questions (FAQs)  
3 to assist Member implementation activity. Some areas also include clarification when an area of the  
4 Specification was ambiguous, and this FAQ will show the intended resolution of the ambiguity. Many of  
5 these topics reflect areas of planned improvements for a future update to I3C v1.0 and I3C Basic v1.0,  
6 showing how a v1.0 implementation can be better prepared and/or compliant in advance.

7 For I3C v1.1 [MIPI12] new FAQs have been added, and the existing FAQs have been updated as needed.

8 Throughout this FAQ document, unless otherwise noted, the terms ‘MIPI I3C’ and ‘I3C’ refer to both MIPI  
9 I3C [MIPI01][MIPI12] and MIPI I3C Basic [MIPI10].

### Note:

11 *None of the answers in this FAQ are intended to overwrite or overrule the information in the I3C*  
12 *Specification itself [MIPI01][MIPI10][MIPI12].*

13 The FAQ questions are organized into Sections by topic, based on the reader’s level of familiarity with the  
14 I3C Specification and implementation:

Section	Title	Focus
2.1	Introduction to MIPI I3C	I’ve heard about I3C. Where can I read a bit more about it?
2.2	MIPI I3C Specification	I’ve started to read the I3C Specification. Tell me a bit more about the frequently asked questions, so I can better understand some of the details in the Specification.
2.3	Implementation: Ecosystem	Questions related to design kits, IP, test, and other parts of the enablement ecosystem.
2.4	Implementation: As a System Designer	Questions asked by early system designers.
2.5	Implementation: As a Software Developer	Questions asked by early software developers.
2.6	Interoperability Workshops	Questions asked by early Interoperability Workshop participants.
2.7	Up and Coming	Questions related to the next revision (and/or Errata) of the I3C Specification.
2.8	Clarification, Disambiguation, and Allowances	Questions related to ambiguous text in the I3C v1.0, I3C v1.1, and I3C Basic Specifications.
2.9	Conformance Testing	Questions related to testing device conformance to the I3C Specification.
2.10	Legal & Intellectual Property Related Questions	Questions related to legal and IPR aspects of the I3C and I3C Basic Specifications and implementations.

## 2 Frequently Asked Questions

15 This FAQ is organized into several topics:

- 16 • *Section 2.1: Introduction to MIPI I3C*
- 17 • *Section 2.2: MIPI I3C Specification*
- 18 • *Section 2.3: Implementation: Ecosystem*
- 19 • *Section 2.4: Implementation: As a System Designer*
- 20 • *Section 2.5: Implementation: As a Software Developer*
- 21 • *Section 2.6: Interoperability Workshops*
- 22 • *Section 2.7: Up and Coming*
- 23 • *Section 2.8: Clarification, Disambiguation, and Allowances*
- 24 • *Section 2.9: Conformance Testing*
- 25 • *Section 2.10: Legal & Intellectual Property Related Questions*

26 Within each topic, FAQs addressing v1.0 appear first, followed by FAQs addressing I3C v1.1 specifically.

### 2.1 Introduction to MIPI I3C

#### I3C v1.0 and I3C Basic v1.0 FAQs

##### Q1.1 What is MIPI I3C and I3C Basic?

27 MIPI I3C is a serial communication interface specification that improves upon the features, performance,  
28 and power use of I<sup>2</sup>C, while maintaining backward compatibility for most devices.

29 MIPI I3C Basic is technically identical to MIPI I3C, except with a reduced feature set and RAND-Z licensing  
30 (see *Section 2.10*).

##### Q1.2 What does the I3C acronym mean?

31 The official name is *MIPI Alliance Improved Inter Integrated Circuit*.

##### Q1.3 Why is MIPI I3C being introduced?

32 The main purpose of MIPI I3C is threefold:

- 33 1. To standardize sensor communication,
- 34 2. To reduce the number of physical pins used in sensor system integration, and
- 35 3. To support low power, high speed, and other critical features that are currently covered by I<sup>2</sup>C and  
36 SPI.

37 MIPI I3C's purpose is now widening to cover many types of devices currently using I<sup>2</sup>C/SMBus, SPI, and  
38 UART.

##### Q1.4 What are the main features of MIPI I3C?

39 MIPI I3C carries the advantages of I<sup>2</sup>C in simplicity, low pin count, easy board design, and multi-drop (vs.  
40 point to point), but provides the higher data rates, simpler pads, and lower power of SPI. I3C then adds higher  
41 throughput for a given frequency, in-band interrupts (from Slave to Master), dynamic addressing, advanced  
42 power management, and hot-join.

##### Q1.5 How many signal lines does I3C have?

43 I3C has two signal lines: Data (SDA) and Clock (SCL).

##### Q1.6 Does I3C require pull-up resistors on the bus like I<sup>2</sup>C?

44 No, I3C Masters control an active pull-up resistance on SDA, which they can enable and disable. This may  
45 be a board-level resistor controlled by a pin, or it may be internal to the Master.

### **Q1.7 Who is I3C intended for?**

46 I3C was initially intended for mobile applications as a single interface that can be used for all  
47 digitally-interfaced sensors. However it is now intended for all mid-speed embedded and deeply-embedded  
48 applications across sensors, actuators, power regulators, MCUs, FPGAs, etc. The interface is also useful for  
49 other applications, as it offers high-speed data transfer at very low power levels while allowing multi-drop,  
50 which is highly desirable for any embedded system.

### **Q1.8 Why replace I<sup>2</sup>C with I3C?**

51 While I<sup>2</sup>C has seen wide adoption over the years, it lacks some critical features – especially as mobile and  
52 mobile-influenced systems continue to integrate more and more sensors and other components. I<sup>2</sup>C  
53 limitations worth mentioning include: 7-bit fixed address (no virtual addressing), no in-band interrupt  
54 (requires additional wires/pins), limited data rate, and the ability of Slaves to stretch the clock (thus  
55 potentially hanging up the system, etc.). I3C aims both to fix these limitations, and to add other  
56 enhancements.

### **Q1.9 Does I3C use less power than I<sup>2</sup>C?**

57 The power consumption per bit-transfer in all I3C modes is more efficient than I<sup>2</sup>C, due to the use of push-pull  
58 (vs. open-drain) and strong pull-up signaling.  
59 Further, I3C can save considerable device power through higher data rates (because the device can be put  
60 back to sleep sooner), built-in configuration and control (without intruding on the main communication  
61 protocols), in-band interrupt (IBI) as a low-cost wake mechanism, and the ability for Slaves to shut down all  
62 internal clocks while still operating correctly on the I3C Bus.

### **Q1.10 Is anyone currently using I3C?**

63 Yes, a number of companies have released products which feature integrated I3C Master and I3C Slave  
64 support. Other companies offer IP blocks and associated verification software for adding I3C Bus support  
65 into various integrated circuit designs. Some companies also offer protocol analyzers and verification  
66 hardware to help analyze I3C Bus traffic for testing and development.  
67 Since this document cannot provide a comprehensive list of such products, those who are interested in  
68 learning more about products that support or enable I3C should contact MIPI Alliance.

### **Q1.11 How is I3C different from I<sup>2</sup>C?**

69 I3C offers dynamic address assignment, Slave-initiated communication, and significantly higher  
70 communication speeds than I<sup>2</sup>C.

### **Q1.12 Is I3C backward compatible with I<sup>2</sup>C?**

71 Yes, most I<sup>2</sup>C Slave devices can be operated on an I3C Bus, as long as they have a 50 ns glitch filter and do  
72 not attempt to stall the clock. Such use will not degrade the speed of communications to I3C Slaves; it will  
73 require decreased speed only when communicating with the I<sup>2</sup>C Slaves.  
74 I3C Slave Devices with a Static Address can operate as I<sup>2</sup>C Slaves on an I<sup>2</sup>C bus; optionally, they can also  
75 have a 50 ns spike filter.

### **Q1.13 What is the maximum number of I3C Devices that can be connected on the same Bus?**

76 The I3C Bus is limited to around a dozen devices.

### **Q1.14 Can there be more than one I3C Slave inside a chip?**

77 Yes, multi-Slave I3C chips are possible.

### **Q1.15 Can I3C and I<sup>2</sup>C co-exist on the same bus?**

78 Yes, both I3C and I<sup>2</sup>C can share the same bus. For details, see *Question Q1.12* regarding I3C backward  
79 compatibility.

**Q1.16 What is the bit rate for I3C?**

80 I3C has several Modes, each with associated bit rate(s). The base raw bitrate is 12.5 Mbps, with 11 Mbps real  
81 data rate at 12.5 MHz clock frequency (this is the only Mode supported in I3C v1.0 and I3C Basic v1.0). The  
82 maximum raw bitrate is 33.3 Mbps at 12.5 Mhz, with real data rate of 30 Mbps; this is achieved via HDR  
83 Modes that are currently only available in I3C v1.0.

84 Most traffic will use the 10 to 11 Mbps rate, while large messages can use one of the higher data rate Modes.

**Q1.17 Can I3C Slaves initiate communication (i.e., interrupt the Master)?**

85 Yes, I3C Slaves can initiate communication. Communication conflicts are solved by Slave Address  
86 Arbitration.

**Q1.18 Is it possible to have multiple Masters on the same I3C Bus?**

87 Yes, I3C allows for multiple Masters on the same Bus. I3C has one Main Master that initially configures the  
88 Bus and acts as the initial Current Master. Optionally, the Bus can have one or more Secondary Master  
89 Devices that initially act as Slaves. Any Secondary Master Device can request to become the Current Master.  
90 Once the Current Master agrees to the request, and transfers Current Master control ('Mastership') to a given  
91 Secondary Master Device, then that Device becomes the Current Master.

**Q1.19 How can Masters and Slaves communicate on the I3C Bus?**

92 The basic byte-based messaging schemes of I<sup>2</sup>C and SPI map easily onto I3C. Additionally, a set of common  
93 command codes (CCCs) has been defined for standard operations like enabling and disabling events,  
94 managing I3C-specific features (e.g., Dynamic Addressing, Timing Control, etc.), and other functions. CCCs  
95 can be either Broadcasted (i.e., sent to all Devices on the I3C Bus), or else Directed at a particular Device on  
96 the I3C Bus.

97 CCCs do not interfere with, and do not consume any of the message space of, normal Master-to-Slave  
98 communications. That is, I3C provides a separate namespace for CCCs.

**Q1.20 What are CCCs (Common Command Codes) and why are they used?**

99 The CCCs are the commands that an I3C Master uses to communicate to some or all of the Slaves on the I3C  
100 Bus. The CCCs are sent to the I3C Broadcast address (which is 7'h7E) so as not to interfere with normal  
101 messages sent to a Slave. In other words, CCCs are separated from the standard "content protocol" used by  
102 normal messages, such as Private Write and Read transfers (in SDR Mode).

103 The CCCs are used for standard operations like enabling/disabling events, managing I3C-specific features,  
104 and other Bus operations. CCCs can be either Broadcasted (i.e., sent to all Devices on the I3C Bus), or else  
105 Directed at specific Devices on the I3C Bus. All CCCs (i.e., the command numbers themselves) are allocated  
106 by MIPI Alliance, and some are reserved for specific purposes including MIPI Alliance enhancements and  
107 other extensions (see *Q1.31*).

**Q1.21 Why replace SPI (Serial Peripheral Interface) with I3C?**

108 SPI requires four wires and has many different implementations because there is no clearly defined standard.  
109 In addition SPI requires one additional chip select (or enable) wire for each additional device on the bus,  
110 which quickly becomes cost-prohibitive in terms of number of pins and wires, and power. I3C aims to fix  
111 that, as it uses only two wires and is well defined.

112 I3C covers most of the speed range of SPI, but is not intended for the highest speed grades that really only  
113 work well with a point-to-point interface, such as for SPI Flash.

## I3C v1.1 FAQs

### Q1.22 What is MIPI I3C v1.1?

114 MIPI I3C v1.1 is an advancement of the MIPI I3C Specification that includes not only clarifying edits to  
115 make for a more easily-implemented interface, but also new optional features that make I3C even more  
116 attractive to a broader set of use cases and industries.

117 The new features include:

- 118 • HDR-BT (Multi-Lane Bulk Transport)
- 119 • Device to Device(s) Tunneling
- 120 • Grouped Addressing
- 121 • Multi-Lane for Speed
- 122 • Slave Reset

### Q1.23 What are the “required” features in I3C v1.1 vs. I3C 1.0?

123 Almost all new features of I3C v1.1 are optional.

124 However, it should be noted that:

- 125 • The formerly optional CCC GETHDRCAPS has been changed to GETCAPS, and its support is  
126 required for I3C v1.1 Devices, so as to indicate it is a v1.1 (or later) Device.
- 127 • Additionally, it is necessary to support the new RSTACT CCC; as a result, support for a minimal  
128 Slave Reset is required.

129 MIPI recommends that Slaves consider support of improvement features (such as Flow control for HDR, and  
130 Group Addressing), as well as features they likely could use for their application.

### Q1.24 Are there any I3C v1.0 features that are not supported in I3C v1.1?

131 The Directed form of the RSTDAA CCC is not supported in I3C v1.1.

### Q1.25 What is new in I3C v1.1?

132 The new features include:

- 133 • HDR-BT (Multi-Lane Bulk Transport)
- 134 • Device to Device(s) Tunneling
- 135 • Grouped Addressing
- 136 • Multi-Lane for Speed
- 137 • Slave Reset

138 Additionally, many clarifying edits have been made to the Specification, and the GETHDRCAPS CCC has  
139 been replaced with the GETCAPS CCC (which is required for I3C v1.1 Devices).

### Q1.26 How does an I3C Slave behave with an I<sup>2</sup>C Master vs. with an I3C Master?

140 All I3C Slaves come up in I<sup>2</sup>C mode, as they do not yet possess a Dynamic Address. If they have an I<sup>2</sup>C static  
141 address, then they may operate on a legacy I<sup>2</sup>C bus, using that static address. I3C Slaves may also support an  
142 I<sup>2</sup>C 50 ns Spike filter for Fm and Fm+ modes, and they may support other I<sup>2</sup>C features that are not supported  
143 by I3C (such as Device ID). All I3C Masters will emit the first START,7'h7E slowly enough to be seen  
144 through an I<sup>2</sup>C Spike filter, allowing the I3C Slaves to disable the spike filter once they see the first  
145 START,7'h7E.

146 If the I3C Slave does not have an I<sup>2</sup>C-type static address, then it will simply wait for the START,7'h7E from  
147 an I3C Master. Such a Slave would be of no value on a legacy I<sup>2</sup>C bus, as I<sup>2</sup>C relies on each slave having a  
148 static address.

149 Note that I3C Slaves should not use I<sup>2</sup>C Clock stretching unless they know with certainty that they are on a  
150 legacy I<sup>2</sup>C Bus. I3C Masters are never required to support I<sup>2</sup>C Clock stretching, so the I3C Slave must not  
151 use that facility unless it has reason to know it is safe to do so (i.e., that it is on a legacy I<sup>2</sup>C bus). (Note also

152 that an I3C Master may choose to support I<sup>2</sup>C Clock stretching when communicating with a legacy I<sup>2</sup>C Slave,  
153 though that is outside of the scope of the I3C Specification.)

#### Q1.27 Must all I3C Slaves support Dynamic Address Assignment (DAA)?

154 No. If an I3C Slave will be used only on I3C Buses that rely on the SETAASA CCC (which auto-sets the  
155 Slave's Dynamic Address from its I<sup>2</sup>C Static Address) and/or the SETDASA CCC (where the Master sets the  
156 Slave's Dynamic Address using a Direct CCC that references its I<sup>2</sup>C static address), then that Slave would  
157 never be asked to use DAA and could participate on the I3C Bus without implementing DAA. However,  
158 MIPI Alliance strongly recommends supporting the DAA (ENTDAA) approach as well, otherwise the Device  
159 will only ever be usable on that narrow subset of I3C Buses.

#### Q1.28 How can an I3C Slave lose its I3C Dynamic Address, and how does it become an I<sup>2</sup>C Slave again?

160 Once assigned an I3C Dynamic Address, an I3C Slave normally retains it until the Slave is de-powered.  
161 However, an I3C Slave will lose its I3C Dynamic Address through the RSTDAA Broadcast CCC, which  
162 resets all I3C Slaves back to their initial I<sup>2</sup>C state. The RSTDAA Broadcast CCC is not normally used; it  
163 would only be used to assign a new Dynamic Address.

164 An I3C Slave might also lose its Dynamic Address if the Device is reset: for example, pin-reset, full Slave  
165 Reset (starting with I3C v1.1), deepest-sleep (power down), etc. In the case of an I3C Device losing its  
166 Dynamic Address in non-standard ways, the Hot-Join mechanism is provided to allow the Slave to notify the  
167 Master of the event and receive a new Dynamic Address. In cases where the Master has deliberately caused  
168 the Slave to lose its Dynamic Address (e.g., by sending the RSTDAA CCC, or by causing a Slave reset), the  
169 I3C Master will start a new Dynamic Address Assignment process using the ENTDAAs, SETDASAs, or  
170 SETAASAs CCC.

171 See also Offline Mode for I3C Slaves, where the Devices retain their Dynamic Addresses through a  
172 power-down or deepest-sleep cycle.

#### Q1.29 What are the differences between I3C v1.0 and I3C v1.1 in how CCCs are defined?

173 CCCs in I3C v1.1 are defined and marked differently than in I3C v1.0, in two important ways:

174 1. **Conditionally Required CCCs:** In I3C v1.1, *Table 16* in *Section 5.1.9.3* (i.e., the main table that  
175 defines the I3C Common Command Codes) now marks each CCC as either Required ('R'),  
176 Conditional ('C'), or Optional ('O'). Required and Optional retain the same meanings they had in  
177 I3C v1.0, but in I3C v1.1 some CCCs have been changed to Conditional.

178 For Conditional CCCs the Description column includes a note indicating the condition(s) under  
179 which the CCC is required ("Required If:"). Typical conditions would be the use of a particular  
180 feature, or support for another particular CCC. If the conditions for a given Conditional CCC are  
181 not met, then there is no requirement to support that CCC, and support for it can be regarded as  
182 Optional.

183 **Example:** The ENTAS0 CCC is marked as Conditional and only "Required If" any of the other  
184 ENTASx CCCs (i.e., ENTAS1, ENTAS2, and/or ENTAS3, all of which are Optional) are  
185 supported. Of course an implementer may choose to support the ENTAS0 CCC even if none of  
186 these other Optional ENTASx CCCs are supported. But if at least one of the other ENTASx CCCs  
187 are supported, then support for the ENTAS0 CCC is required for that configuration.

188 2. **CCCs in HDR Modes:** At the discretion of the implementer, CCCs may also be supported in any  
189 supported HDR Modes. *Section 5.2.1.2* defines the general concepts of CCC framing while in  
190 HDR Modes, and specifies key requirements and details regarding their use within an HDR Mode.  
191 In general, the use of CCCs within any HDR Mode provides the option to send certain CCCs  
192 efficiently while remaining in HDR Mode (i.e., without the extra overhead of exiting HDR Mode  
193 and then returning to SDR Mode). The specific CCC framing details for each supported HDR  
194 Mode are listed in *Table 53*, and defined in the sections specifying each HDR Mode.

195 **Table 51** defines which CCCs may be supported and permitted for use in any HDR Mode, both for  
196 Broadcast CCC and Direct CCC flows. Additionally, **Table 52** defines which CCCs are prohibited  
197 in any HDR Mode, and explains why. Since support for CCCs in HDR Modes is optional, and  
198 since an implementer might choose to support a subset of CCCs from **Table 16** (i.e., those which  
199 are also permitted for use, as per **Table 51** and **Table 52**), it is important for the I3C Master to  
200 know which CCCs are supported in HDR Modes. This might include CCCs set aside for Vendor /  
201 Standard Extension use, or ones reserved for another MIPI Alliance WG. It is also required that  
202 any CCC that is supported in any HDR Mode is supported in SDR Mode too.

203 **Note:**

204 *This last point means that if an I3C Device does not acknowledge a given CCC in a given HDR*  
205 *Mode, then the I3C Master can determine whether that CCC is only unsupported in that HDR*  
206 *Mode (vs. is not supported at all) by retrying that same CCC in SDR Mode.*

**Q1.30 What has changed in CCC use or coding in I3C v1.1?**

207 The coding and framing details for CCCs have been changed or extended, in three important areas:

- 208 1. **Direct Write/Read Commands:** In I3C v1.0, Direct CCCs were either Direct Read Commands  
209 (Direct GET CCC) or Direct Write Commands (Direct SET CCC). I3C v1.1 adds an additional  
210 Direct Write/Read Command (Direct SET/GET CCC) form: a Direct Write immediately followed  
211 by a Direct Read with the same Command Code; this form is used for alternatively writing to, and  
212 then reading data from, one or more specific I3C Slave Devices. The Direct Write/Read Command  
213 uses the Direct CCC framing model per **Section 5.1.9.2.2**.

214 **Example:** An I3C Master might use the MLANE CCC (**Section 5.1.9.3.30**) to configure an I3C  
215 Slave Device to use a specific Multi-Lane configuration using a Direct SET CCC, followed by a  
216 Direct GET CCC to read back the active Multi-Lane configuration and confirm that it was selected  
217 for operation. Using both forms of Direct SET CCC and Direct GET CCC within the same SDR  
218 frame is considered a Direct SET/GET CCC.

- 219 2. **Defining Byte for Directed CCCs:** In I3C v1.1, some Directed CCCs add support for a Defining  
220 Byte.

221 A. In CCC framing for SDR Mode, the coding of the initial CCC is:

S, 7'h7E, CCC\_byte, Defining\_Byte, Sr, Slave\_Addr, ....

222 For more framing details for SDR Mode, see **Table 15** in **Section 5.1.9.1**.

223 B. In CCC framing for HDR Modes, the Defining Byte is sent in the HDR-x CCC Header Block  
224 of type Indicator. This framing element is defined differently for each HDR Mode; for more  
225 framing details, see **Table 53** in **Section 5.2.1.2.1**.

226 Depending on the particular CCC, this Defining Byte can be used in several possible ways:

- 227 • It might define a register/code to set, either with or without additional per-Slave info
- 228 • It might select a particular register/code to read, from among several available for that CCC
- 229 • It might indicate one of several completely different sub-commands, each of which might be  
230 either required or optional, as needed for the particular CCC definition and use case.

231 **Example:** When used with the MLANE CCC, a Defining Byte selects a sub-command. One sub-  
232 command might be used to read the available Multi-Lane capabilities for an I3C Slave Device, as  
233 a Direct GET CCC; another sub-command might be used to either configure an I3C Slave Device  
234 to use a specific Multi-Lane configuration, or read back the same active Multi-Lane configuration,  
235 as either a Direct GET CCC or a Direct SET CCC. For this use case, each Defining Byte has a  
236 different purpose and a different, specific data format.

237 **Example:** A Defining Byte for the GETCAPS CCC (see **Section 5.1.9.3.19**) selects among several  
238 different capabilities areas, to read from an I3C Slave Device as a Direct GET CCC. For this use  
239 case, the Defining Byte may also indicate different formats for the data message returned by the  
240 I3C Slave Device.

241 For some new Direct CCCs defined in I3C v1.1, a Defining Byte is required.

242 3. **New Optional Defining Bytes:** In I3C v1.1, some CCCs that had no Defining Byte in I3C v1.0  
 243 now have optional Defining Bytes to extend their functionality and support other new behaviors. If  
 244 the I3C Master sends the CCC without the Defining Byte then the original functionality or  
 245 behavior occurs, but if the CCC is sent with the Defining Byte then the optional extended  
 246 functionality or new behavior is accessed (see *Section 5.1.9.2.2*).

247 Many Direct GET CCCs that allow optional Defining Bytes also have a method for indicating  
 248 whether any additional Defining Bytes are supported. This support would be indicated in the data  
 249 message returned by the Direct version of a particular CCC (which might be the same CCC) when  
 250 sent without a Defining Byte. This allows an I3C Master to query an I3C Slave Device to  
 251 determine whether this capability is supported. The particular CCCs that allow optional Defining  
 252 Bytes are defined in version 1.1 of the I3C Specification (see *Section 5.1.9.3*). Additionally, for  
 253 I3C Slave Devices that support such Direct CCCs and also support any optional Defining Bytes, a  
 254 Defining Byte value of 0x00 generally results in the same behavior as when no Defining Byte is  
 255 sent.

256 **Note:**

257 *While Defining Byte support for such Direct GET CCCs is generally optional, certain Defining*  
 258 *Byte values are required or strongly recommended for certain use cases, or when used in*  
 259 *conjunction with other features or capabilities. Such Direct CCCs list these conditions or*  
 260 *recommendations, in addition to any changes in the format of the data message that might be*  
 261 *returned when a Defining Byte is used.*

262 **Example:** In I3C v1.1, an I3C Master can use the GETSTATUS CCC (see *Section 5.1.9.3.15*) to  
 263 determine the operational status of an I3C Slave Device. All I3C Slaves support the use of  
 264 GETSTATUS without a Defining Byte. But if an I3C Slave also supports the GETSTATUS CCC  
 265 with any optional Defining Bytes, then the I3C Master may also do either of the following things:

- 266 • Send the Direct GET GETSTATUS CCC with a Defining Byte of 0x00, to return the same data  
 267 message as if no Defining Byte were used;
- 268 • Send the Direct GET GETSTATUS CCC with any other Defining Byte value listed in *Table 24*.  
 269 Any I3C Slave that supports that particular Defining Byte is required to ACK the CCC and  
 270 return an appropriate data message for that Defining Byte (i.e., not the standard Slave Status).  
 271 For example, if a Defining Byte value of 0x91 (“SECMST”) is supported, then using this  
 272 Defining Byte would request the Slave to return alternate status information related to the  
 273 Slave’s Secondary Master capabilities.

### Q1.31 What are “Vendor / Standard Extension” CCCs, who can use them, and how are they differentiated among different uses?

274 In general, the ranges of command codes that are defined for Vendor or Standards use in *Table 16* in  
 275 *Section 5.1.9.3* (i.e., the main table that defines the I3C Common Command Codes) can be used by any  
 276 implementer or any standards developing organization to define custom CCCs that extend I3C to  
 277 accommodate new use cases. However, the definition of custom CCCs should be considered carefully, as the  
 278 practical issues of implementation might lead to situations where interoperability could be affected, across  
 279 multiple I3C Slave Devices that interpret the same command code differently.

280 For example, different implementers or standards groups might define a custom CCC using the same  
 281 command code (i.e., byte value for the CCC) with different interpretations of the message format that their  
 282 custom Slave Device should return, for a Direct GET CCC; or different expectations about how their custom  
 283 Slave Device should act, for a Direct SET CCC; or different expectations about which Defining Bytes might  
 284 be supported for this CCC, for their custom Slave Device. For these conflicting definitions, interoperability  
 285 issues would certainly arise if the Master used this custom CCC on an I3C Bus that used custom Slave  
 286 Devices from multiple implementers, or custom Slave Devices that conformed to different standards  
 287 published by several such standards groups. The Master would not necessarily have knowledge of this  
 288 situation until it detected protocol issues or encountered other errors.

289 To help alleviate this situation, I3C v1.1 adds a new SETBUSCON CCC (see **Section 5.1.9.3.31**) that allows  
290 the Master to set the Bus context. This CCC informs Slaves about which version of I3C is used on the Bus,  
291 and whether it is a standards-based Bus, and/or a Vendor-private Bus. This information allows the Slave to  
292 coordinate its interpretation of extended CCCs, as well as other uses of the Bus, to match the actual current  
293 Bus context. The SETBUSCON feature is fully optional, but provides a powerful way to align standards-  
294 group-based uses of I3C with coordinated private uses. To foster proper coordination, SETBUSCON Context  
295 Byte values are published on the MIPI Alliance public website [*MIP111*], and may be assigned by request.

296 MIPI Alliance strongly recommends that standards groups utilize the SETBUSCON CCC to prevent such  
297 interoperability issues, by requesting an assigned Context Byte for their particular usage, which might include  
298 a specific interpretation of any command codes that are defined for Vendor or Standards use. Additionally,  
299 such custom Slave Device implementations should not enable this custom interpretation by default, until they  
300 receive the SETBUSCON CCC with an assigned Context Byte from the I3C Master.

301 MIPI Alliance offers a similar recommendation to implementers seeking to define custom CCCs for private  
302 use in a custom Slave Device, by using similar logic in such a Slave implementation to not enable this custom  
303 interpretation by default, until receiving the SETBUSCON CCC with a suitable Context Byte from the I3C  
304 Master to explicitly enable a private interpretation.

### **Q1.32 How should custom CCCs be used as part of a content protocol based on I3C?**

305 For most use cases, custom CCCs (including the command codes that are defined for Vendor or Standards  
306 use, see **Q1.31**) should generally be used as configuration or control commands, sent from an I3C Master to  
307 one or more I3C Slave Devices. Using custom CCCs for larger data transfers is not recommended.

308 When considering the practical concerns of implementing support for custom CCCs in an I3C Slave, it is  
309 important to note that CCCs in I3C are generally used as shorter messages that are separated from the standard  
310 content protocol (i.e., Write and Read transfers in SDR Mode, or any HDR Modes) and are not intended to  
311 interfere with normal messages sent to a Slave (see **Q1.20**).

312 Additionally, since the Command Code and Defining Byte for CCCs are sent to the I3C Broadcast Address  
313 (i.e., 7'h7E) and rely on a special 'modality' that must be observed by all Slaves, handling for custom CCCs  
314 might need to be implemented differently within the Slave.

315 With these considerations in mind, implementers should consider using custom CCCs for special purposes,  
316 taking advantage of the CCC flows and their separation from the content protocol, to affect changes to the  
317 flow or meaning of transfers that are used in their content protocol. By contrast, transfers within their content  
318 protocol (such as Write or Read transfers in SDR Mode, or any HDR Modes) should be used for  
319 data-intensive transactions. In most cases, custom CCCs should enable new mechanisms for configuring or  
320 controlling a Slave Device, while transfers in their content protocol should be used for data transfers between  
321 a Master and a Slave.

322 The following examples are provided as guidance for custom CCC definitions:

- 323 • Configuration commands that switch between various supported formats of index or selection that  
324 might be used in a Write command, or the first phase of a two-phase Write+Read command
- 325 • Configuration commands that send a directed mode change to particular Slaves, or broadcast mode  
326 changes to all Slaves that support a particular capability or feature (if applicable)
  - 327 • Note that custom Broadcast CCCs (i.e., for Vendor or Standards use) should be used with  
328 caution, as these are received by all Slaves on the I3C Bus, and various Slaves might handle  
329 such CCCs differently (i.e., by not using a common interpretation; see **Q1.31** for guidance).
- 330 • Control commands that switch between multiple endpoints within a Slave, using a multiplex  
331 model that chooses how and where a standard Write transfer might be directed and processed, or  
332 from where a Slave might source the data message for a Read transfer
  - 333 • In this case, the custom CCC acts as a command to the multiplexor logic.
  - 334 • However, such a multiplex model means that only one endpoint at a time can be selected for  
335 active use, which might present a limitation for the use case, and might restrict the modality for  
336 using such a Slave.

- 337 • Special messages sent only to the Slave hardware (i.e., the Peripheral logic) whereas the  
338 data-intensive transfers in the standard content protocol might be implemented via software or  
339 other agents that connect to the Peripheral logic, and would not need to see such special messages
- 340 • In this case, the Peripheral logic would be expected to offer a quick response due to CCC  
341 framing, so a shorter CCC message would offer rapid response due to the expectations based on  
342 capabilities in Peripheral logic, versus waiting for software or other agents to respond, which  
343 might lead to delays.
- 344 • By contrast, an implementation that used Peripheral logic with software to respond to Direct  
345 GET CCCs might not be capable of successfully responding to the first such attempt, and would  
346 rely on ideal timing conditions to successfully respond to subsequent attempts.
- 347 • Note that this might only apply to implementations that relied on software, versus  
348 implementations that handled custom CCCs natively (i.e., entirely within hardware).
- 349 • Commands that change modes to initialize new functions or enable a new modality, which might  
350 change the interpretation of standard transfers for the content protocol (e.g., firmware download,  
351 key exchange)
- 352 • For example, a custom CCC might act as a method for entering or exiting the modality in which  
353 the standard transfers are applied to a new purpose (such as transferring new firmware contents  
354 or key data). Upon exiting the modality, the new function of the Slave would be applied based  
355 on the data transferred during the modality, and the standard content protocol would be used for  
356 subsequent operations with the new function.

357 For other use cases that do not generally follow these guidelines, or use cases that rely on larger message  
358 lengths for data-intensive transactions, a content protocol that primarily uses standard transfer commands  
359 (i.e., not CCCs) is strongly recommended. Using custom CCCs for data-intensive transactions on the I3C  
360 Bus might cause implementation issues for various Slave Devices that are based on Peripheral logic and use  
361 “software” to handle the response for custom Direct GET CCCs. Additionally, using custom CCCs might  
362 introduce integration issues or other platform power concerns that might only appear on I3C Buses with other  
363 Slave Devices which would not have been fully optimized to ignore such custom CCCs, or with other Slave  
364 Devices that relied on different interpretations of custom CCCs and might not understand a particular use of  
365 SETBUSCON for the use case (as defined in **Q1.31**). For such situations, it might not be possible to predict  
366 these issues in advance, until full system integration testing is performed.

367 Note that higher-level use cases could use a mix of Write/Read transfers for the content protocol, along with  
368 custom CCCs for targeted configuration and control functions, which would take advantage of the strengths  
369 of CCCs as well as the ways in which CCCs are well-suited for effective changes to control, modes or  
370 operational parameters of an I3C Slave Device. For some specific aspects custom CCCs might be  
371 recommended, whereas other use cases involving multiple endpoints might be better served with Virtual  
372 Slave capabilities (see **Q1.34** for more details) if such endpoints would need to be used simultaneously.

373 Implementers seeking more specific guidance or recommendations should contact the I3C WG within MIPI  
374 Alliance for assistance.

### Q1.33 What is Offline, and what does it mean to be Offline Capable?

375 The Offline capability, which is now indicated in the Bus Control Register (BCR), allows a Slave to become  
376 inactive on the I3C Bus at some times, but then return to normal activity later.

377 There are two basic types of Offline-capable Slave:

- 378 1. A Slave that is fully inactive on the I3C Bus (e.g., is powered off) and only becomes active again  
379 as the result of some external event. Such a Slave will then Hot-Join to get a new Dynamic  
380 Address.
- 381 2. A Slave that is inactive on the I3C Bus, but where some portion of the Slave is monitoring the Bus  
382 either for Slave Reset, or for the use of its Dynamic Address. The Slave may be mostly  
383 powered-off, or in deepest sleep, but the monitoring portion retains the Slave's Dynamic Address.  
384 These Slaves can be awakened (i.e., can be re-activated) by a Slave Reset or by the use of their  
385 Dynamic Address. They will take some time to become active on the Bus again, such as the  
386 RSTACT CCC recovery from Full Reset time. During the time that they are offline, and while  
387 awakening, they will not be responsive to the Master, nor will they record CCCs, nor will they  
388 necessarily retain state (e.g., the ENEC/DISEC CCCs), so the Master will have to wait for them to  
389 become active, and then might also need to configure them again. This is all by private contract  
390 (agreement).

391 See details in *Section 5.1.10.2.5* for both I3C v1.0 (without Slave Reset) and I3C v1.1 (with Slave Reset).

### Q1.34 What is a Virtual Slave?

392 Generally, a Virtual Slave is a function of a single physical Device that represents multiple I3C Slaves on the  
393 I3C Bus, such that the I3C Master can address each of those Slaves independently.

394 In the simplest form a Virtual Slave could be one of a set of several Slave Devices all integrated into the same  
395 physical package, sharing a common set of pins connecting them to an I3C Bus.

396 In a more advanced form, a Virtual Slave could act as one of several virtualized functions presented by a  
397 highly-integrated Device that stores a different Dynamic Address for each function. Depending on the  
398 implementation, such virtualized functions might share configuration information, and might return the same  
399 values for some CCCs.

400 Examples could include Bridging or Routing Devices, as well as other types of Devices that expose multiple  
401 functions and use shared Peripheral logic. I3C v1.1 defines several new capabilities and features for such  
402 Virtual Slaves.

403 See the I3C v1.1 Specification at *Section 5.1.9.3.19*, and the *System Integrators Application Note for I3C*  
404 *[MIP105]* at *Section 5.7*.

### Q1.35 Does the I3C v1.1 Bus enable 'Routing'?

405 Yes. I3C v1.1 defines requirements, expectations, and configuration for Routing Devices, which enable the  
406 creation of multiple Routes across I3C Buses. A Routing Device enables more advanced Bus topologies and  
407 requires buffers or queues to handle transactions across each Route.

408 The Routing Device contains a Control Function, presented on the I3C Bus as a Virtual Slave. The Master  
409 configures the Routing Device by sending the SETROUTE CCC to the Control Function. Routes to other  
410 I3C Buses are treated as downstream targets, each of which generally has a Target Function which is also  
411 presented as a Virtual Slave with its own Dynamic Address. Transactions are sent to the Route's Target  
412 Function via its Dynamic Address, and the Routing Device manages the communications on the downstream  
413 I3C Bus.

414 See the I3C v1.1 Specification at *Section 5.1.9.3.20*, and the *System Integrators Application Note for I3C*  
415 *[MIP105]* at *Section 5.7*.

**Q1.36 How are the following similar and/or different: In-Band Interrupt, Hot-Join, and Mastership Request (IBI / HJ / MR)?**

416 All three are special, in-band methods that allow the Slave to notify the Master of a new request or state,  
417 without having to wait for the Master to query or poll the Slave(s). The term ‘in-band’ refers to doing this via  
418 the I3C Bus wires/pins themselves, rather than using methods requiring extra wires/pins.

419 • **In-Band Interrupt (IBI):** An IBI request is used by a Slave to notify the Master of a new state or  
420 event. If the Slave so indicates in the BCR, then an IBI may include one or more following data  
421 bytes. A Slave can only use IBI if it has indicated the intent to do in the BCR.

422 If the Slave indicates it will send data with an IBI, then it is required to always send at least 1 byte,  
423 called the Mandatory Data Byte (MDB). Starting with I3C v1.1, the MDB is coded following  
424 certain rules. Any data after the MDB is a contract between Master and Slave.

425 • **Hot-Join (HJ):** An HJ request is used only by an I3C Slave that hasn’t yet been assigned a  
426 Dynamic Address and is attached or awakened on the I3C Bus after the Main Master has initialized  
427 it. HJ uses a fixed address reserved for this purpose only. The Master will recognize this fixed  
428 address and then initiate a new Dynamic Address Assignment procedure. Note that the HJ request  
429 cannot be used by a Slave until it has verified that the I3C Bus is in SDR Mode, as explained in  
430 the specification.

431 • **Mastership Request (MR):** A Secondary Master (including the Main Master, once it has given up  
432 initial Mastership) sends an MR when it wants to become Master of the I3C Bus. If the Current  
433 Master accepts the MR, then it will issue a GETACCMST CCC to hand control off to the  
434 requesting Secondary Master. It is also possible for the Current Master to initiate mastership  
435 handoff on its own, without any Slave initiating an MR, for example when a Secondary Master  
436 wants to return control.

**Q1.37 Why does I3C allow more than one Master on the I3C Bus? What can a Secondary Master do that the Main Master can’t?**

437 The system designer decides whether their system needs more than one Master on the Bus. To provide that  
438 flexibility MIPI I3C allows this, but also does not require it. Master handoff is a well defined and controlled  
439 mechanism in I3C; if used, it can be relied on.

440 For most use cases, a Secondary Master is not a required component for an I3C Bus. If your Main Master  
441 has all the capabilities and features that you need, and if your use of the I3C Bus wouldn’t benefit from having  
442 multiple Master-capable Devices, then you might not need a Secondary Master.

443 Examples where Secondary Masters are useful:

- 444 1. Debug controller, if present, would be a Secondary Master
- 445 2. A sensor hub or other offload device can be used to continue operating during periods when the  
446 Host processor is in deep sleep (i.e., to save power)
- 447 3. The system can switch between standalone use (such as IoT devices) and connected uses (perhaps  
448 a USB-to-I3C cable is attached to take over temporarily)

449 Note that Devices such as MCUs will usually be able to operate as fully-fledged Slaves, as fully-fledged  
450 Main Masters, and as Secondary Masters (i.e., Devices that come up as Slaves but can become Masters),  
451 depending solely on the particular needs of the given system. They can simply be configured for the Bus they  
452 are on by the firmware.

## 2.2 MIPI I3C Specification

### I3C v1.0 and I3C Basic v1.0 FAQs

#### Q2.1 How can the MIPI I3C v1.0 Specifications be obtained?

- 453 • **MIPI I3C Basic v1.0:** MIPI Alliance made the *MIPI I3C Basic v1.0 Specification [MIPI10]*  
454 publicly available for download in December 2018. Non-members may download a copyright-  
455 only version of the I3C Basic specification by visiting the MIPI I3C Basic page on the MIPI  
456 Alliance website: <https://www.mipi.org/specifications/i3c-sensor-specification>. MIPI Alliance  
457 members have access and rights to the I3C Basic specification through their MIPI membership  
458 and member website.
- 459 • **MIPI I3C v1.0:** MIPI Alliance members have access and rights to the *MIPI I3C v1.0*  
460 *Specification [MIPI01]* through their MIPI membership and member website.

#### Q2.2 Does I3C support inclusion of I<sup>2</sup>C devices on the bus, and at what speed?

461 I3C supports legacy I<sup>2</sup>C devices using Fast-mode (Fm, 400 KHz) and FastMode+ (Fm+, 1 MHz) with the  
462 50 ns spike filter, but not the other I<sup>2</sup>C modes, and not devices lacking the spike filter, or that stretch the  
463 clock.

#### Q2.3 When is the pull-up resistor enabled?

464 Much of the activity on the I3C Bus is in push-pull mode (that is, with the pull-up resistor disabled) in order  
465 to achieve higher data rate. However for some Bus management activities, and for backwards compatibility  
466 with I<sup>2</sup>C, pull-up-resistor-based open-drain mode is enabled. For example: arbitration during Dynamic  
467 Address Assignment, and In-Band Interrupt. Also, the ACK/NACK during the 9<sup>th</sup> bit is done using a pull-up  
468 resistor. With few exceptions, it is the responsibility of the I3C Master to provide an open-drain class pull-up  
469 resistor when the Bus is in the open drain mode.

#### Q2.4 Is a High-Keeper needed for the I3C Bus?

470 A high-keeper is used for Master-to-Slave and Slave-to-Master bus hand-off, as well as optionally when the  
471 Bus is idle. The high-keeper may be a passive weak pull-up resistor on the Bus, or an active weak pull-up or  
472 equivalent in the Master. The high-keeper only has to be strong enough to prevent system-leakage from  
473 pulling the Bus low. At the same time, the high-keeper has to be weak enough that a Slave with a normal I<sub>OL</sub>  
474 driver is able to pull the Bus line low within the minimum period.

#### Q2.5 What is a Provisional ID, and why is it needed?

475 During bus initialization, the I3C Master assigns a 7-bit Dynamic Address to each Device on the I3C Bus.  
476 For this to happen, each Slave device must have a 48-bit Provisional ID (that is, provisioned with its ID). The  
477 Provisional ID has multiple fields, including MIPI Manufacturer ID and a vendor-defined part number. The  
478 I3C Slave may also have a static address, which if the Master knows it, allows for faster assignment of the  
479 Dynamic Address.

#### Q2.6 How do the first 32 bits of the Provisional ID work? Are they random or fixed?

480 The first part of the ID contains a unique manufacturer ID. Companies do not have to be MIPI Alliance  
481 members to be assigned a unique manufacturer ID.

482 The second part of the ID normally contains a part number (which is normally divided up into general and  
483 specific part info for that vendor), as well as possibly an instance number which allows for multiple instances  
484 of the same device on the same I3C Bus. The instance ID is usually fed from a pin-strap, or fuse(s), or non-  
485 volatile memory (NVM).

486 A random number may be used for the part number, although normally only for test mode, as set by the  
487 Master using the ENT<sub>TTM</sub> (Enter Test Mode) CCC. When a Device that supports random values enters the  
488 test mode, the PID[31:0] bits are randomized. When the Master exits the test mode, the Devices reset bits  
489 PID[31:0] to their default value. The use of a random number allows for many instances of the same Device

490 to be attached to a gang programmer/tester, relying on the random number to uniquely give each a Dynamic  
491 Address.

### Q2.7 What if the Master detects a collision during Dynamic Address Assignment (DAA)?

492 With most configurations, this is not possible; each Device will have its own manufacturer ID and part  
493 number, so no collisions are possible. If more than one instance of the same Device is used on the same I3C  
494 Bus, then each instance must have a separate instance ID; otherwise there would be a collision. Likewise, if  
495 any Device is using a random number for its part number, then multiple instances from that manufacturer  
496 could collide (i.e., could have the same random value that time).

497 If the Master knows the number of Devices on the I3C Bus, then it can detect this condition: the number of  
498 Dynamic Addresses assigned would be less than the number of Devices. Once detected, the I3C Master can  
499 take steps to resolve such collisions, for example by resetting DAA and restarting the process, or by declaring  
500 a system error after a set maximum number (e.g., 3) of such attempts fail.

### Q2.8 What CCCs must my Slave support before a Dynamic Address is assigned?

501 All I3C Devices must be able to process Broadcast CCCs at any time, whether or not they have been assigned  
502 a Dynamic Address (DA). For example, an I3C Device may act as an I<sup>2</sup>C device before it gets its DA assigned.  
503 However, it is still expected to ACK the START with 7'h7E; the only exception would be if this Device  
504 chooses to remain as an I<sup>2</sup>C-only device, in which case, it would leave any 50 ns spike filter enabled. For  
505 those Devices that do recognize START and address 7'h7E, those may see any CCC and not just ENTDA  
506 (Enter DA Assignment) or SETDASA (Set Dynamic Address from Static Address). See the I3C Specification  
507 for the required CCCs. The Device can determine the effect of each CCC based on whether or not it has the  
508 Dynamic Address assigned (e.g., the RSTDAA CCC [Reset DA Address] will probably have no effect before  
509 the DA has been assigned).

### Q2.9 What are some of the I3C Bus conditions when the Bus is considered inactive?

510 In addition to open drain, pull-up and high-keeper, the I3C Bus has three distinct conditions under which the  
511 Bus is considered inactive: Bus Free, Bus Available, and Bus Idle.

- 512 • **Bus Free** condition is defined as a period occurring after a STOP and before a START and for a  
513 given duration (e.g.,  $t_{CAS}$  and  $t_{BUF}$  timing).
- 514 • **Bus Available** condition is defined as a Bus Free condition for at least  $t_{AVAIL}$  duration. A Slave may  
515 only issue a START request (e.g., for In-Band Interrupt or Master Handoff) after a Bus Available  
516 condition.
- 517 • **Bus Idle** condition is defined to help ensure Bus stability during Hot-Join events. This condition is  
518 defined as a period during which the Bus Available condition is sustained continuously for a  
519 duration of at least  $t_{IDLE}$ .

### Q2.10 When my Device drives the Bus, does it need to see a STOP before a Bus Idle?

520 For normal active I3C Slaves, yes. They should only drive the Bus for an In-Band Interrupt (IBI) when they  
521 have seen a STOP and the  $t_{BusAvailable}$  time has elapsed (about 1  $\mu$ s), and in response to a START (but not a  
522 Repeated START).

523 For Hot-Join devices, they do not know the Bus condition, so they wait until the bus is Idle, which means the  
524 SCL and SDA are both high for the  $t_{IDLE}$  period (about 1 ms).

### Q2.11 When can an I3C Slave issue an In-Band Interrupt (IBI)?

525 An I3C Slave can issue the IBI in the following two ways:

- 526 • Following a START (but not a Repeated START)
- 527 • If no START is forthcoming within the Bus Available condition, then an I3C Slave can issue a  
528 START request by pulling the SDA line Low. The I3C Master would then complete the START  
529 condition by pulling the SCL clock line Low and taking over the SDA.

### Q2.12 What is Hot-Join?

530 The I3C Bus protocol supports a mechanism for Slaves to join the I3C Bus after the Bus is already configured.  
531 This mechanism is called Hot-Join. The I3C Specification defines the conditions under which a Slave can do  
532 that, e.g., a Slave must wait for a Bus Idle condition.

### Q2.13 Can I3C Hot-Join Slave Devices be used on a legacy I<sup>2</sup>C bus?

533 Only if they have a way to turn off the Hot-Join feature. Hot-Join is not compatible with I<sup>2</sup>C masters, so  
534 Hot-Join would have to be disabled for the Slave to be used on a legacy I<sup>2</sup>C bus. The disabling of the Hot-Join  
535 feature should be done via some feature that is not part of the I3C protocol (i.e., not via the DISEC CCC),  
536 since an I<sup>2</sup>C master does not support the I3C protocol.

### Q2.14 What are the I3C Bus Activity States?

537 The I3C Bus Activity States provide a mechanism for the Master to inform the Slaves about the expected  
538 upcoming levels of activity or inactivity on the Bus, in order to help Slaves better manage their internal states  
539 (e.g., to save power).

540 The four activity states and their expected activity intervals are:

- 541 • **Activity State 0:** Normal activity
- 542 • **Activity State 1:** Expect quiet for at least 100  $\mu$ s
- 543 • **Activity State 2:** Expect quiet for at least 2 ms
- 544 • **Activity State 3:** Expect quiet for at least 50 ms

### Q2.15 Is there any time-stamping capability defined in the I3C Bus?

545 **Note:**

546 *This question does not apply to I3C Basic v1.0.*

547 Yes. The I3C Bus supports an optional Timing Control mechanism with multiple timing modes. One timing  
548 mode is synchronous (from the synchronized timing reference) and four modes are asynchronous (Slave  
549 provides timestamp data). All I3C Masters are expected to support at least Async Mode 0.

- 550 • **Synchronous:** The Master emits a periodic time sync that allows Slaves to set their sampling time  
551 relative to this sync. This may be used in conjunction with one of the Asynchronous modes.
- 552 • **Asynchronous:** The Slaves apply their own timestamps to the data at the time they acquire  
553 samples, permitting the Master to time-correlate samples received from multiple different Slaves  
554 or sensors.

555 There are four types (timing modes) of asynchronous time controls:

- 556 • **Async Mode 0:** Basic timing mode that assumes that a Slave has access to a reasonably  
557 accurate and stable clock source to drive the time stamping – at least accurate for the duration of  
558 the time it has to measure (i.e., from event to IBI). A set of counters, in conjunction with IBI, are  
559 used to communicate time stamping information to the Master.
- 560 • **Async Mode 1:** Advanced timing mode extends the Basic mode by using some mutually  
561 identifiable bus events, like I3C START.
- 562 • **Async Mode 2:** High-precision timing mode that uses SCL falling edges (for SDR and HDR-  
563 DDR modes) as a common timing reference for Master and Slave. A burst oscillator is used to  
564 interpolate the time between a detected event and next SCL falling edge. For HDR-TSL and  
565 HDR-TSP modes, this timing mode uses both SDA transitions and SCL transitions as timing  
566 references.
- 567 • **Async Mode 3:** Highest-precision triggerable timing mode that supports precise time triggering  
568 and measurement across multiple transducers applications like beam forming.

### Q2.16 Is there a maximum limit to I3C Bus payload length?

569 By default, there is no limit to the maximum message length. To reduce Bus availability latency across  
570 multiple Slaves, the I3C Bus allows negotiating for maximum message lengths between Master and Slave.

571 Further, Read terminate is possible from the Master, to allow regaining control of the Bus under a long  
572 message.

#### **Q2.17 Does the I3C Bus enable ‘Bridges’?**

573 Bridge Devices are expected to enable an I3C Bus to be bridged to other protocols, such as SPI, UART, etc.  
574 A CCC is defined to enable bridging Devices, where the Master knows in advance that certain Devices are  
575 bridges.

#### **Q2.18 Can a Slave indicate any speed limit that it might have?**

576 All I3C Slaves must be tolerant of the 12.5 MHz maximum frequency, and all Slaves must be able to manage  
577 those speeds for CCCs. But Slaves may limit the maximum effective data rate for private message – either  
578 write, read, or both.

#### **Q2.19 Is there any test mode in the I3C Bus?**

579 Yes. A pair of Directed and Broadcast CCCs is available for the Master to enter/exit the test modes.

#### **Q2.20 Are there any error detection and recovery methods in I3C?**

580 Yes, the I3C Bus has elaborate error detection and recovery methods. Seven Slave error types (S0 to S6) and  
581 three Master error types (M0 to M2) are defined for SDR Mode, along with suggested recovery methods.  
582 Similarly, a set of errors are defined for each of the HDR Modes.

#### **Q2.21 During HDR-DDR Mode CRC 5 transmission, how many clocks should I be looking for?**

583 **Note:**

584 *This question does not apply to I3C Basic v1.0.*

585 The CRC transmission ends at bit 6 (counting down from 15), but bit 5 allows High-Z.

#### **Q2.22 Can a Master issue a STOP condition regardless of whether or not a Slave has issued an acknowledgment indicating a completed transaction?**

586 The STOP can be issued anywhere the Slave is not driving the SDA during SCL High. It may not be  
587 appropriate to do so in terms of completion of a message. But ACK and completed transaction do not belong  
588 together in I3C.

### **I3C v1.1 FAQs**

#### **Q2.23 What errors are reported on the GETSTATUS Protocol Error bit?**

589 The Protocol Error Report on the GETSTATUS CCC is intended to report on errors that have no other way  
590 of being detected unless the Device reports them. It is intended to cover parity error, CRC error, and anything  
591 else that means that a message from the Master was lost and the Master has no way of knowing it.

592 The Protocol Error Report on the GETSTATUS CCC would not cover the case of S5 errors, as they are more  
593 related to an unsupported CCC or Defining Byte which is not a protocol error *per se*. It is also not intended  
594 for situations when the Slave NACKs, because the Master will know that an error occurred when the Slave  
595 NACKs and recovers it. Errors like S0, S3, S4, and S5 are detected by the Master when the Slave sends a  
596 NACK response, and are recovered by using the appropriate recovery methods; as a result, they do not need  
597 to be reported via the GETSTATUS CCC.

#### **Q2.24 What errors are covered by the S5 Error?**

598 Due to confusion around the use of the words “illegally formatted” in I3C v1.0, it was critical in I3C v1.1 to  
599 more precisely define what errors are considered to be S5 Errors. The S5 Error covers only four cases of  
600 Errors, as follows.

601 The first two errors are Unsupported CCC and Unsupported Defining Byte, both of which are ignored by  
602 Slaves if not supported. The Slaves should wait for the appropriate exit condition in cases where these  
603 commands have an special exit condition.

604 The other two cases are when the master sends the Wrong RnW Bit for a Direct CCC command. This means  
605 that the Master sends a Dynamic Address and Read for a Direct Write CCC command, or vice versa. In these  
606 cases the Slaves send a NACK, notifying the Master that an error has occurred. The Master will then use the  
607 Retry and Escalation models.

608 Additional Data on CCC Payloads, and Additional Defining Bytes, are not error conditions. Slaves should  
609 ignore any additional unrecognized data bytes, per the I3C v1.1 Specification at *Section 5.1.9.2.2*.

#### **Q2.25 Do Devices have to wait for a Repeated START or STOP, or both, to recover from S2-S5 errors?**

610 These errors should be recovered by STOP. But vendors can choose to recover from these errors when seeing  
611 a Repeated START. Note that STOP is the second step of escalation after Repeated START recovery.

#### **Q2.26 When does the RSTACT CCC state clear in an I3C Slave?**

612 The RSTACT state will be cleared back to default upon either:

- 613 1. Detection of a Slave Reset Pattern. This will enact the RSTACT action, and then clear the state.
- 614 2. Detection of a completed START (but not repeated START). This consists of the SDA line going  
615 from High to Low while the SCL line remains High, followed by the first falling edge on SCL.  
616 The RSTACT may be cleared either on that falling edge, or on the rising edge that follows.

#### **Q2.27 What is the minimal Slave Reset support required in I3C v1.1?**

617 Although MIPI Alliance strongly recommends true support of Slave Reset, such that a Master can fully reset  
618 a Slave chip when needed, it is not required. Full Chip Reset allows replacement of the SRSTn trace that  
619 would normally be used to reset a Device.

620 The minimal reset is a reset of the I3C peripheral, at least to a level that will allow a ‘stuck’ I3C peripheral  
621 to start working again. How much of a reset that requires is up to the Slave Vendor; for example, it could be  
622 handled by an internal interrupt which would allow firmware/software in the Slave to handle the reset.

#### **Q2.28 When does a Slave escalate Slave Reset to Full-Chip reset?**

623 If the Slave does not receive a RSTACT CCC before seeing the Slave Reset Pattern, then it uses the default  
624 action of Peripheral Reset (i.e., reset just the I3C block). If the Slave again receives no RSTACT CCC before  
625 seeing a Slave Reset, then it then escalates to a Full-Chip Reset. It therefore holds the state after any default  
626 Peripheral Reset, so as to activate the escalation. That state is cleared if the Slave sees either an RSTACT  
627 CCC, or a GETSTATUS CCC addressed to it.

628 The purpose of this mechanism is to fix a broken system or setup. Because the Slave Reset Pattern Detector  
629 logic is normally separated both from the I3C block and from other parts of the main system, it will continue  
630 to work even if the rest of the chip has become broken (e.g., clocks stopped, Bus locked up, etc.). This means  
631 that not seeing a RSTACT CCC would be a symptom of a large problem, so the Slave escalates in order to  
632 recover from such a broken condition. The Slave first performs a Peripheral Reset, in case the fault condition  
633 exists only in the I3C block itself.

**Q2.29 Are there any special timing requirements for sending the first START + 7'h7E + W?**

634 Yes. The I3C Master must emit the first START, 7'h7E at Open-Drain speeds (usually I<sup>2</sup>C Fm+ speeds) so  
635 that I3C Slaves with I<sup>2</sup>C Spike Filters will be able to see the I3C Broadcast Address, and then as a result turn  
636 off the Spike Filter. If the Master knows that none of the I3C Slaves has a Spike Filter, then it may omit this.  
637 Similarly, if the Master knows that all of the I3C Slaves have accurate Spike Filters, then it may use the I3C  
638 2.5 MHz open-drain speed (i.e., 200 ns Low, 200 ns High).

**Q2.30 What is the I3C Open-Drain t<sub>High</sub> Max? Table 10 shows it as 41 ns, but a Note says it may be longer**

639 In I3C v1.1, **Table 10** (I3C Open Draining Timing parameters) lists the t<sub>High</sub> symbol as having a maximum  
640 value of 41 ns, and then Note 4 says that “t<sub>High</sub> may be exceeded when the signals can be safely seen by I<sup>2</sup>C  
641 Slaves”. This means that a 41 ns t<sub>High</sub> will ensure that no legacy I<sup>2</sup>C Slave will see the SCL changes, and so  
642 will not interpret the START followed by the Address phase nor the ACK/NACK. The Master may use a  
643 much longer t<sub>High</sub> if there is no harm with a legacy I<sup>2</sup>C Slave on the I3C Bus seeing the clocks. For example,  
644 the legacy Slaves will see the STOP and then a START. It is acceptable for them to see the Address that  
645 follows (arbitrated or not), since none of those Addresses will match their own Address. However, as the t<sub>Low</sub>  
646 may well be 200 ns, this may present problems for any legacy I<sup>2</sup>C slaves not fast enough to correctly handle  
647 a 200 ns Low period.

**Q2.31 Can you please explain how to interpret t<sub>SCO</sub> timing?**

648 This topic is extensively explained in the I3C v1.1 Specification at **Section 5.1.9.3.18**.

**Q2.32 Does an I3C Slave need to receive and process the Broadcast ENEC, DISEC, and other Bus-state CCCs before being assigned a Dynamic Address?**

649 Yes. An I3C Slave is expected to monitor Broadcast CCCs; the special exception is for Hot-Join Slaves, as  
650 explained below.

651 The Slave should process all supported Broadcast CCCs, but it is required to process supported ones that  
652 affect Bus state. This includes the ENTHDRn CCCs (which turn the HDR Exit Detector on), as well as the  
653 ENEC and DISEC CCCs for whatever events the Slave supports (e.g., IBI).

654 As a practical matter the I3C Main Master will not generally use any CCCs other than Dynamic Address  
655 assignment while bringing up the I3C Bus, but it is allowed to use Bus state CCCs as needed.

656 For a Hot-Join Slave, this rule only applies once the Slave is safely on the I3C Bus and capable of starting a  
657 Hot-Join. So, as a general rule, the Slave will emit the Hot-Join request before the I3C Master is able to emit  
658 any Broadcast CCCs. However, after that, the Slave may see one or more Broadcast CCCs prior to being  
659 assigned a Dynamic Address.

**Q2.33 When is the pull-up resistor enabled?**

660 Please see the I3C v1.1 Specification at **Section 5.1.3.1**.

**Q2.34 Does the mandated "single-retry model" apply to all Directed Read CCCs?**

661 At **Section 5.1.9.2.3** the I3C v1.1 Specification states: “I3C mandates a single-retry model for Direct GET  
662 CCC Commands.” Based on this statement, adopters have a general notion that the Master is required to retry  
663 once for the Directed GET CCCs if the Slave NACKs for the first time. This may not be applicable for other  
664 “read” Directed CCCs (such as RSTACT, MLANE, vendor read, etc.) that are not defined for dedicated Read  
665 CCCs (i.e., CCCs that have names of the form GETxxx).

## 2.3 Implementation: Ecosystem

### I3C v1.0 and I3C Basic v1.0 FAQs

#### Q3.1 Who is defining the MIPI I3C Specifications?

666 The I3C Specification is defined by the MIPI Alliance I3C Working Group (originally named the Sensor  
667 Working Group) which was formed in 2013. I3C Basic is defined by the MIPI Alliance I3C Basic Ad-Hoc  
668 Working Group which was formed in 2018.

#### Q3.2 Which companies were part of the original MIPI Sensor Working Group?

669 Under the original name of “MIPI Sensor Working Group,” representatives from AMD, Broadcom, Cadence,  
670 IDT, Intel, InvenSense, Knowles, Lattice Semiconductor, MediaTek, Mentor Graphics, Nvidia, NXP,  
671 Qualcomm, QuickLogic, Sony, STMicroelectronics, Synopsys, VLSI Plus, and others created the MIPI I3C  
672 v1.0 and MIPI I3C Basic v1.0 Specifications. The WG was (and is still) chaired by Ken Foust of Intel, and  
673 vice-chaired by Satwant Singh of Lattice Semiconductor.

#### Q3.3 What is the availability of development hardware for I3C prototyping, including FPGAs?

674 A few vendors have provided FPGA based design kits, including some low-cost FPGAs that might be good  
675 enough for smaller production runs.

#### Q3.4 What is the I3C IP core availability in the market?

676 Some vendors have started to offer Slave and/or Master IP cores for integration into ASIC devices and  
677 FPGAs, including a free-of-cost Slave IP available for prototyping and integration.

### I3C v1.1 FAQs

#### Q3.5 What companies are part of the MIPI I3C Working Group?

678 In 2019 the Sensor Working Group was renamed to “I3C Working Group”. Its member companies often  
679 change, but the following is a recent representation: Intel, Invensense, Lattice, NXP, Prodigy, Qualcomm,  
680 Robert Bosch, STMicroelectronics, Synopsys, and Sony.

## 2.4 Implementation: As a System Designer

### I3C v1.0 and I3C Basic v1.0 FAQs

#### Q4.1 What is the maximum capacitance load allowed on the I3C Bus?

681 The I3C Specification lists the maximum per-Device capacitance on SCL and SDA, but the goal is that most  
682 or all Devices will be well below that. Capacitance alone is not sufficient to determine maximum frequency  
683 on the I3C Bus (as with any Bus). It is important to consider maximum propagation length, effect of stubs,  
684 internal clock-to-data ( $t_{SCO}$ ) of the Slaves, as well as capacitive load.

#### Q4.2 What is the maximum wire length for I3C communication?

685 The maximum wire length would be a function of speed, as all the reflections and Bus turnaround must  
686 complete within one cycle. Larger distances can be achieved at the lower speeds than at the higher ones. For  
687 example at 1 meter (between Master and Slave), the maximum effective speed is around 6 MHz for read, to  
688 allow for clock propagation time to Slave and SDA return time to Master.

#### Q4.3 Can I<sup>2</sup>C repeaters be used for I3C?

689 Not directly, for a couple of reasons:

- 690 1. The I3C Bus works with push-pull modes (in addition to the open drain for some transfers), and
- 691 2. Much higher speeds. Most such devices are quite limited in speed, because of the lag effect of  
692 changing states on SCL and SDA due to both series-resistance and assumptions about open-drain.

693 Long wire approaches are being evaluated for a future version of the I3C Specification.

#### Q4.4 Will the I<sup>2</sup>C devices respond to I3C commands?

694 No. The I3C CCCs are always preceded by I3C Broadcast Address, 7'h7E. Since the I<sup>2</sup>C specification  
695 reserves address 7'h7E, no legacy I<sup>2</sup>C Slave will match the I3C Broadcast Address, and thus would not  
696 respond to the I3C commands. Likewise, the Dynamic Addresses assigned to I3C Devices would not overlap  
697 the I<sup>2</sup>C static addresses, so an I<sup>2</sup>C device would not respond to any I3C address (even if it could see it).

#### Q4.5 How are communication conflicts resolved on the I3C Bus?

698 I3C Slaves are only allowed to drive the Bus under certain situations. Besides during a read, and when  
699 ACKing their own address, they may also drive after a START (but not Repeated START). After a START,  
700 the I3C Bus reverts back to open-drain pull-up resistor mode; thus, the Slave that drives a low value (logic  
701 0) would win.

#### Q4.6 Can I3C Devices cause the communication bus to 'hang'?

702 Unlike I<sup>2</sup>C, there is no natural way to 'hang' the I3C Bus. In I<sup>2</sup>C, clock stretching (where the Slave holds the  
703 clock low, stopping it from operating) often causes serious problems with no fix: there's simply no way to  
704 get the Slave's attention if it has hung the Bus. By contrast, in I3C only the Master drives the clock, and so  
705 the Slave performs all actions on SDA relative to that clock, thereby eliminating the normal causes of such  
706 hangs.

707 Further, since I3C is designed to ensure that I3C Slaves can operate their back-end I3C peripheral off the  
708 SCL clock (vs. oversampling), problems elsewhere in the Slave will not translate into Bus hangs.

709 If a system implementer is highly concerned about a Slave accidentally locking itself, then a separate hard-reset  
710 line could be used. For the next revision of the I3C and I3C Basic Specifications, a feature called Slave Reset  
711 is being added to reset non-responsive I3C Slaves (i.e., if a Master emits a certain pattern that does not occur  
712 during regular communication, then the Devices on the Bus would treat it just like a hardwired reset line).

#### Q4.7 Will all I3C Devices be compatible with all CCCs?

713 No. Some CCCs are mandatory, whereas others are optional and a given I3C Device will either support them  
714 or not, depending upon the Device's capabilities.

### I3C v1.1 FAQs (None)

## 2.5 Implementation: As a Software Developer

### I3C v1.0, I3C v1.1, and I3C Basic v1.0 FAQs

#### Q5.1 Are there any companion MIPI I3C Specifications that enable software development?

715 Yes. The following MIPI Specifications are expected to help with software development:

716 • *MIPI Specification for I3C Host Controller Interface (I3C HCI), v1.0 [MIPI02]*

717 and

718 *MIPI Specification for I3C Host Controller Interface (I3C HCI), v1.1 [MIPI13]* (In  
719 development)

720 Creates a standard definition that allows a single OS driver (also known as ‘in-box driver’) to  
721 support I3C hardware from several vendors, while also allowing vendor-specific extensions or  
722 improvements. The target audience of the HCI Specification is application processor host  
723 controllers; in particular, developers of host controller (i.e., I3C Main Master) hardware, and  
724 developers of I3C host controller software.

725 • *MIPI Specification for Discovery and Configuration (DisCo), v1.0 [MIPI03]*

726 Describes a standardized device discovery and configuration mechanism for interfaces based on  
727 MIPI Specifications, which can simplify component design and system integration. Also oriented  
728 to application processors.

729 • *MIPI DisCo Specification for I3C, v1.0 [MIPI04]*

730 Allows operating system software to use ACPI (Advanced Configuration and Power Interface)  
731 structures to discover and configure the I3C host controller and attached I3C Devices in  
732 ACPI-compliant systems. Also oriented to application processors.

733 In addition to these MIPI specifications, a supporting document is also available. The *System Integrators*  
734 *Application Note for I3C v1.0 and I3C Basic v1.0, App Note v1.0 [MIPI05]* has been developed to help  
735 ASIC hardware developers, system designers, and others working in the more deeply embedded I3C Devices.  
736 The I3C WG plans to develop an updated revision of this Application Note that will cover new features and  
737 capabilities included in I3C v1.1.

#### Q5.2 Are there software libraries available (or about to be) for I3C?

738 Yes. Core I3C infrastructure is being added to the Linux Kernel via [patchwork.kernel.org](https://patchwork.kernel.org).

## 2.6 Interoperability Workshops

### I3C v1.0 and I3C Basic v1.0 FAQs

#### Q6.1 What is a MIPI I3C Interoperability Workshop?

739 It is a MIPI Alliance sponsored event where different vendors bring their I3C implementations and check  
740 interoperation with other vendors.

#### Q6.2 What is the output from a MIPI I3C Interoperability Workshop?

741 There are three major outputs from a MIPI I3C Interoperability Workshop:

- 742 • The vendors can get detailed information about how well their I3C implementations interoperate  
743 with other vendors' implementation. Vendors can also compare their results with one another.
- 744 • MIPI Alliance can generate an overall picture that shows the industry state-of-the-I3C-  
745 implementaion. For example, how many vendors have implemented I3C, and how many  
746 implementations pass or fail against one another.
- 747 • The MIPI I3C Working Group gets better understanding about any major issues with the I3C  
748 Specification. The WG can then leverage that learning by adding to this FAQ, the *System*  
749 *Integrators Application Note for I3C v1.0 and I3C Basic v1.0 [MIP105]*, and the next revision of  
750 the MIPI I3C Specification *[MIP101][MIP110][MIP112]*.

#### Q6.3 Are MIPI I3C Interoperability Workshops an ongoing activity?

751 MIPI arranges a particular I3C Interoperability Workshop event in response to requests from its membership.

#### Q6.4 Who can attend or participate in a MIPI I3C Interoperability Workshop?

752 In general, any MIPI Alliance members who have I3C hardware ready to interop can participate.

#### Q6.5 What HW/SW is typically needed to participate in a MIPI I3C Interoperability Workshop?

753 While this could change in future, the minimal requirements to date have been the availability of a board  
754 with an I3C Device that can connect to other Devices via the three wires SDA, SCL, and GND. It's also  
755 useful to have software (e.g., running on a laptop connected to the board and I3C Device) to interactively  
756 view transmitted and received bus communications, but this might not be required for Slaves.

757 Currently there are solutions working at 3.3V and 1.8V.

### I3C v1.1 FAQs

#### Q6.6 Are there any interoperability workshops planned for I3C v1.1?

758 Starting in 2020, MIPI Alliance plans to host interoperability workshops for I3C v1.1.

## 2.7 Up and Coming

### Q7.1 What future MIPI Specifications will be leveraging I3C?

759 Many other MIPI Alliance Working Groups are in the process of leveraging the I3C Specification. As of the  
760 writing of this FAQ, the list includes:

- 761 • **Camera WG:** Camera Control Interface (CCI) chapter of the *MIPI Specification for Camera*  
762 *Serial Interface 2 (CSI-2), v4.0 [MIPI06]* (In development)
- 763 • **Debug WG:** *MIPI Specification for Debug for I3C, v1.0 [MIPI07]* (In development)
- 764 • **RIO WG (Reduced I/O):** *MIPI Specification for Virtual GPIO Interface (VGISM), v1.0*  
765 *[MIPI08]*, reducing number of GPIOs used via I3C (In development)

### I3C v1.0 and I3C Basic v1.0 FAQs

#### Q7.2 Are there any impending MIPI I3C fixes/errata that should be applied now?

766 **Note:**

767 *With the release of I3C v1.1, this question has been deprecated, but it is left here for reference. For*  
768 *example, see Q1.25 for what's new in I3C v1.1.*

769 Based on learning from the early implementations, I3C Interoperability Workshops, queries from adopters,  
770 and reviews by the I3C WG, this FAQ represents clarifications, planned improvements that can be  
771 implemented by I3C v1.0 Devices, and other hints about what's coming next.

#### Q7.3 Are any revisions to MIPI I3C v1.0 expected?

772 No, there are no pending updates at this time.

### I3C v1.1 FAQs

#### Q7.4 Are there any impending MIPI I3C fixes/errata that should be applied now?

773 No, there are no pending errata at this time.

#### Q7.5 Are any revisions to I3C v1.1 expected?

774 There are no immediate plans to revise I3C v1.1, however the MIPI I3C WG meets regularly and is  
775 considering proposals.

#### Q7.6 What new features, if any, are coming to MIPI I3C?

776 There are no new approved features, however the MIPI I3C WG is considering the following:

- 777 • Automotive-focused capabilities
- 778 • Security over I3C
- 779 • Improved reliability
- 780 • Speed increases
- 781 • New Multi-Lane uses
- 782 • Long Reach
- 783 • New HDR Modes
- 784 • Refining existing features

## 2.8 Clarification, Disambiguation, and Allowances

### I3C v1.0 and I3C Basic v1.0 FAQs

#### Q8.1 Can Sync and Async Time Control be enabled at the same time?

785 **Note:**

786 *This question does not apply to I3C Basic v1.0.*

787 Yes. This is allowed such that the ODR (Output Data Rate) rate controls the In-Band Interrupt (IBI) rate, and  
788 the Async Mode timestamp on the IBI indicates how long ago the sample was collected.

#### Q8.2 Is there a way to turn off Time Control?

789 **Note:**

790 *This question does not apply to I3C Basic v1.0.*

791 Yes, the SETXTIME code of 0xFF may be used. This has been updated for I3C v1.1, please see [Q8.10](#).

#### Q8.3 Do I have to wait the full 1 ms for Hot-Join?

792 **Note:**

793 *This question does not apply to I3C Basic v1.0 and I3C v1.1.*

794 Newer versions of the I3C Specification define a new t<sub>IDLE</sub> minimum value of 200 μs, since that is sufficient  
795 for all valid uses. I3C v1.0 devices may choose to support that smaller delay now. I3C Basic v1.0 and I3C  
796 v1.0 already support a t<sub>IDLE</sub> minimum value of 200 μs.

#### Q8.4 Is there any way to exit from an S0/S1 error other than waiting for an Exit Pattern?

797 Yes. An I3C Slave may watch for 60 μs with no SCL or SDA changes to make sure that the Bus is not in  
798 HDR Mode (and therefore must be in SDR Mode). After that, it is appropriate to wait for START (assumed  
799 to be Repeated START) or STOP.

#### Q8.5 What happens if the Master crashes during a Read?

800 The I3C Slave may choose to detect 100 μs without an SCL edge. If that happens, it can abandon the Read  
801 and release SDA to avoid a Bus hang when the Master restarts.

#### Q8.6 If a Device has a t<sub>SCO</sub> value greater than 12 ns, does that mean it doesn't qualify as an I3C Device?

802 **Note:**

803 *This question does not apply to I3C Basic v1.0.*

804 No. The t<sub>SCO</sub> (Clock to Data Turnaround delay time) is information provided by Slaves so that system  
805 designers can properly compute the maximum effective frequency for reads on the Bus. The t<sub>SCO</sub> number is  
806 meant to be used together with the line capacitance (trace length) and number of Slaves and stubs (if present).

807 However, I3C Slaves with t<sub>SCO</sub> delay greater than 12 ns must:


- 808 • Set the Limitation bit in the Bus Characteristics Register (BCR) to 1'b1,
- 809 • Set the Clock-to-Data Turnaround field of the maxRD Byte to 3'b111, and
- 810 • Communicate the t<sub>SCO</sub> value to the Master by private agreement (i.e., product datasheet).
- 811 • I3C Basic v1.0 already clarifies this.

**Q8.7 Does Figure 44 HDR-DDR Format apply for Command, Data, and CRC? Or only for Data?**

812 **Note:**

813 *This question does not apply to I3C Basic v1.0.*

814 Only for Data. The Data bytes are sent the same way as in SDR Mode. The following figure shows how Data  
815 is transferred from memory to the I3C Data Line:



816 The Command and CRC Byte are each transferred as a packet instead:

817 **Command** (MSb to LSb):

- 818 • Preamble (2 bits)
- 819 • Command (8 bits)
- 820 • Slave address (7 bits)
- 821 • Reserved bit (1 bit)

822 **CRC** (MSb to LSb):

- 823 • Preamble (2 bits)
- 824 • Token (4 bits)
- 825 • CRC Byte (5 bits)
- 826 • Setup bits (2 bits)

**Q8.8 Does the Master provide an additional CLK after the Terminate Condition and before the Restart/Exit Pattern, as shown in Figure 52 Master Terminates Read?**

827 **Note:**

828 *This question does not apply to I3C Basic v1.0.*

829 No, there is an error in **Figure 52** in the I3C v1.0 Specification. The beginning of the Restart/Exit Pattern  
830 should show SCL Low and SDA changing.

**Q8.9 In a Hot-Join, when should the DISEC CCC be sent? After ACK, or after NACK?**

831 The Hot-Join mechanism allows the Master to first NACK, and then send the DISEC CCC to stop the  
832 Hot-Join. If the Master ACKs, that is interpreted as a promise that it will eventually send the ENTDAACCC.

## I3C v1.1 FAQs

### Q8.10 Is there a way to turn off Timing Control?

833 Yes. The SETXTIME CCC allows the code 8'hFF to be sent, and this turns off Timing. This can be used by  
834 v1.0 Slaves as well.

### Q8.11 What happens if the Master crashes during a Read?

835 The I3C Slave should time out if it experiences more than 100  $\mu$ s with no SCL, and abandon the read. It does  
836 not have to be precise, but since I3C's minimum frequency is 10 KHz, anything longer than 100  $\mu$ s means  
837 that the Master has failed to complete the Read, so the Slave should High-Z the SDA and abandon the Read.

838 Note that if the Slave is in legacy I<sup>2</sup>C mode, then it would not normally abandon the read, since there is no  
839 minimum frequency, and because 9 clocks by a Master will be enough to abort the Read (since the 9th bit of  
840 data is ACK/NACK).

### Q8.12 Do I have to wait the full 1 ms for Hot-Join? How does I3C v1.1 handle this?

841 In I3C v1.1, this time was reduced since no HDR Mode can exceed 100  $\mu$ s due to the minimum frequency  
842 being 10 KHz. As a result,  $t_{IDLE}$  is now 200  $\mu$ s to provide an adequate timing margin.

### Q8.13 Why was the RSTDAA Directed CCC deprecated, and why is it being removed?

843 Because the RSTDAA CCC should not be directed to just one Slave. If the Master needs to reassign a Slave  
844 address, then it can use the SETNEWDA CCC.

### Q8.14 How does the Set Bridge Targets (SETBRGTGT) CCC differ between I3C v1.0 and I3C v1.1?

845 In I3C v1.1, use of this CCC is expanded to support Bridging Devices with Dynamic Addresses, enabling  
846 multiple Bridging Devices on the same I3C Bus. The context of this CCC is also redefined, such that a  
847 Bridging Device is now one of several types of Devices that expose or present Virtual Slaves. Bit[4] of the  
848 Bus Configuration Register (BCR) now indicates Virtual Slave capabilities.

849 For bridged Slaves that are enabled by a Bridging Device, I3C v1.1 clarifies the use of other CCCs (such as  
850 SETMRL) that address a bridged Slave. I3C v1.1 also clarifies that the SETBRGTGT CCC must be used to  
851 change the Dynamic Address of a bridged Slave (not the SETNEWDA CCC).

852 See the I3C v1.1 Specification at *Sections 5.1.1.2.1, 5.1.9.3.17, and 5.1.9.3.19*; and the *System Integrators*  
853 *Application Note for I3C [MIPI05]* at *Section 5.7*.

### Q8.15 How do $t_{CBSr}$ and $t_{CASr}$ timing differ between I3C v1.1 and I3C v1.0?

854 In I3C v1.1,  $t_{CASr}$ 's minimum value is reduced to  $t_{CASmin/2}$  (whereas in I3C v1.0, it is  $t_{CASmin}$ ). This reduced  
855 duration might be a challenge for some Slaves. In order to prevent such situations, the Master of the Bus shall  
856 provide suitable timing, accommodating the slowest Devices on the Bus.

857 In the I3C v1.1 Specification, *Table III* "I3C Push-Pull Timing Parameters for SDR, ML, HDR-DDR, and  
858 HDR-BT Modes" includes a clarifying note:

859 *9) Slaves with speed limitations inform the Master via the Bus Characteristics Register that the*  
860 *minimum may not be acceptable. As a result, if the given SCL HIGH period is 50 ns or greater, the*  
861 *Master needs to accommodate for Legacy I<sup>2</sup>C Devices that might see it.*

### Q8.16 How is the GETMXDS CCC (maximum data speed) updated in I3C v1.1?

862 The standard GETMXDS CCC itself was not changed in I3C v1.1, though the definition of  $t_{SCO}$  was clarified.  
863 However, the GETMXDS CCC now supports a Defining Byte value that allows the return of other forms of  
864 information. With no Defining Byte (and with a Defining Byte with value 0), the GETMXDS CCC behaves  
865 exactly as the original GETMXDS CCC did in I3C v1.0.

## 2.9 Conformance Testing

### I3C v1.0 and I3C Basic v1.0 FAQs

#### Q9.1 What is a MIPI Conformance Test Suite (CTS)?

866 A MIPI WG develops a Conformance Test Suite (CTS) document in order to improve the interoperability of  
867 products that implement a given MIPI interface Specification. The CTS defines a set of conformance or  
868 interoperability tests whereby a product can be tested against other implementations of the same  
869 Specification.

#### Q9.2 Is there a CTS for I3C v1.0?

870 Yes. A CTS for I3C v1.0 is being drafted by the MIPI Alliance I3C WG [*MIPI09*].

#### Q9.3 What is the scope of tests for the I3C v1.0 CTS?

871 The CTS tests are designed to determine whether a given product conforms to a subset of the requirements  
872 defined in the I3C Specification v1.0. The scope of this first version of the CTS is intentionally limited, in  
873 order to meet time-to-market requirements imposed by the rapid adoption of I3C in the marketplace, focusing  
874 on:

- 875 1. SDR-only Devices without optional I3C capabilities,
- 876 2. All Master and Slave Error Detection and Recovery methods, and
- 877 3. Basic HDR Enter/tolerance/Restart/Exit are in scope, but HDR-DDR is under consideration.

878 Considering the CTS a living document, the I3C WG plans to continue expanding the scope of the CTS  
879 through future revisions that eventually encompass all required and optional features of the I3C Specification.

880 The CTS tests are organized as Master device under test (DUT) and Slave DUT. Tests for each are presented  
881 in the order in which they appear in the I3C Specification, to simplify identification of pertinent detail  
882 between the two documents.

#### Q9.4 Does the I3C Interoperability Workshop follow the I3C CTS?

883 Interoperability Workshops will ultimately follow the tests identified in the I3C CTS, as it nears completion.

#### Q9.5 What details are provided for each I3C CTS test case?

884 Each test in the I3C CTS will contain:

- 885 • A clear purpose
- 886 • References
- 887 • Resource requirements
- 888 • Tracked last technical modification
- 889 • Discussion
- 890 • All test case detail (i.e., setup, procedure, results, and problems).

891 DC/AC parametric requirements will be embedded in each test, not split out into a separate PHY-related CTS  
892 or subsection.

### I3C v1.1 FAQs

#### Q9.6 Is there a CTS for I3C v1.1?

893 The I3C WG is currently developing a CTS for I3C v1.1, for early 2020 release.

## 2.10 Legal & Intellectual Property Related Questions

### I3C v1.0 and I3C Basic v1.0 FAQs

#### Q10.1 Is MIPI I3C Basic royalty free?

894 The parties that directly developed the MIPI I3C Basic specification have agreed to license all implementers  
895 on royalty free terms, as further described in the I3C Basic specification document *[MIP110]*. Further, all  
896 implementers of the I3C Basic specification must commit to grant a reciprocal royalty free license to all other  
897 implementers if they wish to benefit from these royalty free license commitments. And, of course, MIPI itself  
898 does not charge royalties in connection with its specifications. MIPI’s intent is to create a robust royalty free  
899 environment for all implementers of I3C Basic.

900 No set of IPR terms can comprehensively address all potential risks, however. The terms apply only to those  
901 parties that agree to them, for example, and the scope of application is limited to what is described in the  
902 terms. Implementers must ultimately make their own risk assessment.

#### Q10.2 What license terms apply to MIPI I3C v1.x?

903 MIPI’s regular IPR terms apply to the full MIPI I3C specification. MIPI’s terms require that members make  
904 licenses available only to other members, as described in the MIPI Membership Agreement and MIPI Bylaws.  
905 To benefit from the license commitments, a party must be a MIPI member.

906 For features that are included in MIPI I3C Basic, a MIPI member can implement under the regular IPR terms,  
907 or can opt to implement the feature under the I3C Basic framework. If a member opts in to the I3C Basic  
908 framework, then they must grant the reciprocal licenses required under that framework. MIPI Alliance  
909 members are not required to participate in the I3C Basic license framework, however. Features of I3C 1.x  
910 that are not included in I3C Basic are subject only to MIPI’s regular IPR terms.

911 Prior to the release of I3C Basic, MIPI had made certain versions of the full MIPI I3C specification available  
912 for public review, under “copyright only” terms – that is, MIPI published the specification, but noted that no  
913 rights to implement the specification were granted under any party’s patent rights. MIPI no longer publishes  
914 the full I3C specification publicly. A non-member is not granted any right to implement the full MIPI I3C 1.x  
915 specification, either by MIPI or any MIPI member.

916 I3C Basic is available to non-members, as described in question *Q2.1 How can the MIPI I3C v1.0*  
917 *Specifications be obtained?*.

### I3C v1.1 FAQs (None)

## 3 Terminology

918 See also *Section 2* in the MIPI I3C Specification *[MIPI01][MIPI10][MIPI12]*.

### 3.1 Definitions

919 **ACK:** Short for “acknowledge” (an I3C Bus operation)

920 **Bus Available:** I3C Bus condition in which a Device is able to initiate a transaction on the Bus.

921 **Bus Free:** I3C Bus condition after a STOP and before a START with a duration of at least  $t_{CAS}$ .

922 **Bus Idle:** An extended duration of the Bus Free condition in which Devices may attempt to Hot-Join the I3C  
923 Bus.

924 **High-Keeper:** A weak Pull-Up type Device used when SDA, and sometimes SCL, is in High-Z with respect  
925 to all Devices.

926 **Hot-Join:** Slaves that join the I3C Bus after it is already started, whether because they were not powered  
927 previously or because they were physically inserted into the Bus. The Hot-Join mechanism allows the Slave  
928 to notify the Master that it is ready to get a Dynamic Address.

929 **In-Band Interrupt (IBI):** A method whereby a Slave Device emits its Address into the arbitrated Address  
930 header on the I3C Bus to notify the Master of an interrupt.

931 **Main Master:** Master that has initial control of the I3C Bus.

932 **Master:** The I3C Bus Device that is controlling the Bus.

933 **Slave:** An I3C Slave Device can only respond to either Common or individual commands from a Master. A  
934 Slave Device cannot generate a clock.

### 3.2 Abbreviations

935 DisCo      Discovery and Configuration (family of MIPI Alliance interface Specifications)

936 e.g.        For example (Latin: *exempli gratia*)

937 i.e.        That is (Latin: *id est*)

### 3.3 Acronyms

938	See also the acronyms defined in the MIPI I3C Specification <i>[MIPI01][MIPI10][MIPI12]</i> .
939	CCC Common Command Code (an I3C common command or its unique code number)
940	CTS Conformance Test Suite
941	DAA Dynamic Address Assignment (an I3C Bus operation)
942	FAQ Frequently Asked Questions
943	HCI Host Controller Interface (a MIPI Alliance interface Specification <i>[MIPI02]</i> )
944	HDR High Data Rate (a set of I3C Bus Modes)
945	HDR-DDR HDR Double Data Rate (an I3C Bus Mode)
946	HDR-TSP HDR Ternary Symbol for Pure Bus (an I3C Bus Mode)
947	I3C Improved Inter Integrated Circuit (a MIPI Alliance interface Specification
948	<i>[MIPI01][MIPI10][MIPI12]</i> )
949	IBI In-Band Interrupt (an I3C Bus feature)
950	ODR Output Data Rate
951	SCL Serial Clock (an I3C Bus line)
952	SDA Serial Data (an I3C Bus line)
953	SDR Single Data Rate (an I3C Bus Mode)
954	SPI Serial Peripheral Interface (an interface specification)

## 4 References

- 955 [MIP101] *MIPI Alliance Specification for I3C<sup>®</sup> (Improved Inter Integrated Circuit)*, version 1.0,  
956 MIPI Alliance, Inc., 23 December 2016 (Adopted 31 December 2016).
- 957 [MIP102] *MIPI Alliance Specification for I3C Host Controller Interface (I3C HCI<sup>SM</sup>)*, version 1.0,  
958 MIPI Alliance, Inc., 29 September 2017 (Adopted 4 April 2018).
- 959 [MIP103] *MIPI Alliance Specification for Discovery and Configuration (DisCo<sup>SM</sup>)*, version 1.0,  
960 MIPI Alliance, Inc., 1 July 2016 (Adopted 28 December 2016).
- 961 [MIP104] *MIPI Alliance DisCo<sup>SM</sup> Specification for I3C<sup>SM</sup>*, version 1.0, MIPI Alliance, Inc., 25  
962 January 2019 (Adopted 18 June 2019).
- 963 [MIP105] *MIPI Alliance System Integrators Application Note for I3C<sup>®</sup> v1.0 and I3C Basic<sup>SM</sup> v1.0*,  
964 App Note version 1.0, MIPI Alliance, Inc., 8 December 2018 (approved  
965 8 December 2018).
- 966 [MIP106] *MIPI Alliance Specification for Camera Serial Interface 2 (CSI-2<sup>SM</sup>)*, version 4.0,  
967 MIPI Alliance, Inc., In press.
- 968 [MIP107] *MIPI Alliance Specification for Debug for I3C<sup>SM</sup>*, version 1.0, MIPI Alliance, Inc.,  
969 In press.
- 970 [MIP108] *MIPI Alliance Specification for Virtual GPIO Interface (VGI<sup>SM</sup>)*, version 1.0,  
971 MIPI Alliance, Inc., In press.
- 972 [MIP109] *MIPI Alliance Conformance Test Suite (CTS) for I3C<sup>SM</sup> v1.0*, CTS version 1.0,  
973 MIPI Alliance, Inc., In press.
- 974 [MIP110] *MIPI Alliance Specification for I3C Basic<sup>SM</sup> (Improved Inter Integrated Circuit)*,  
975 version 1.0, MIPI Alliance, Inc., 19 July 2018 (Adopted 8 October 2018).
- 976 [MIP111] MIPI Alliance, Inc., “I3C SETBUSCON Table”,  
977 [https://www.mipi.org/MIPI\\_I3C\\_bus\\_context\\_byte\\_values\\_public.html](https://www.mipi.org/MIPI_I3C_bus_context_byte_values_public.html), last accessed  
978 26 February 2020.
- 979 [MIP112] *MIPI Alliance Specification for I3C<sup>®</sup> (Improved Inter Integrated Circuit)*, version 1.1,  
980 MIPI Alliance, Inc., 27 November 2019 (Adopted 11 December 2019).
- 981 [MIP113] *MIPI Alliance Specification for I3C Host Controller Interface (I3C HCI<sup>SM</sup>)*, version 1.1,  
982 MIPI Alliance, Inc., In press.

This page intentionally left blank.