



Frequently Asked Questions (FAQ) for MIPI I3CSM Version 1.0

**FAQ Version 1.0
08 December 2017**

MIPI Board Approved 08 December 2017

Public Release Edition

Further technical changes to this document are expected as work continues in the Sensor Working Group.

NOTICE OF DISCLAIMER

The material contained herein is provided on an “AS IS” basis. To the maximum extent permitted by applicable law, this material is provided AS IS AND WITH ALL FAULTS, and the authors and developers of this material and MIPI Alliance Inc. (“MIPI”) hereby disclaim all other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of negligence. ALSO, THERE IS NO WARRANTY OR CONDITION OF TITLE, QUIET ENJOYMENT, QUIET POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD TO THIS MATERIAL.

IN NO EVENT WILL ANY AUTHOR OR DEVELOPER OF THIS MATERIAL OR MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL, CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR ANY OTHER AGREEMENT RELATING TO THIS MATERIAL, WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled by any of the authors or developers of this material or MIPI. Any license to use this material is granted separately from this document. This material is protected by copyright laws, and may not be reproduced, republished, distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related trademarks, service marks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance Inc. and cannot be used without its express prior written permission. The use or implementation of this material may involve or require the use of intellectual property rights (“IPR”) including (but not limited to) patents, patent applications, or copyrights owned by one or more parties, whether or not members of MIPI. MIPI does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any IPR or claims of IPR as respects the contents of this material or otherwise.

Without limiting the generality of the disclaimers stated above, users of this material are further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the contents of this material; (b) does not monitor or enforce compliance with the contents of this material; and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance with MIPI specifications or related material.

Questions pertaining to this material, or the terms or conditions of its provision, should be addressed to:

MIPI Alliance, Inc.
c/o IEEE-ISTO
445 Hoes Lane, Piscataway New Jersey 08854, United States
Attn: Managing Director

Contents

1	Introduction	7
2	Frequently Asked Questions.....	8
2.1	Introduction to MIPI I3C.....	8
Q1.1	What is MIPI I3C?	8
Q1.2	What does the I3C acronym mean?	8
Q1.3	Why is MIPI I3C being introduced?	8
Q1.4	What are the main features of MIPI I3C?	8
Q1.5	How many signal lines does I3C have?	8
Q1.6	Does I3C require pull-up resistors on the bus like I ² C?	8
Q1.7	Who is I3C intended for?	9
Q1.8	Why replace I ² C with I3C?	9
Q1.9	Does I3C use less power than I ² C?	9
Q1.10	Is anyone currently using I3C?	9
Q1.11	How is I3C different from I ² C?	9
Q1.12	Is I3C backward compatible with I ² C?	9
Q1.13	What is the maximum number of I3C devices that can be connected on the same bus?	9
Q1.14	Can there be more than one I3C Slave inside a chip?	9
Q1.15	Can I3C and I ² C co-exist on the same bus?	9
Q1.16	What is the bitrate for I3C?	10
Q1.17	Can I3C Slaves initiate communication (i.e., interrupt the Master)?	10
Q1.18	Is it possible to have multiple Masters on the same I3C bus?	10
Q1.19	How can Masters and Slaves communicate on the I3C bus?	10
Q1.20	What are CCCs (Common Command Codes) and why are they used?	10
Q1.21	Why replace SPI (Serial Peripheral Interface) with I3C?	10
2.2	MIPI I3C Specification.....	11
Q2.1	How can the MIPI I3C Specification be obtained?	11
Q2.2	Does I3C support inclusion of I ² C devices on the bus, and at what speed?	11
Q2.3	When is the pull-up resistor enabled?	11
Q2.4	Is a High-Keeper needed for the I3C bus?	11
Q2.5	What is a Provisional ID, and why is it needed?	11
Q2.6	How do the first 32 bits of the Provisional ID work? Are they random or fixed? ..	11
Q2.7	What if the Master detects a collision during Dynamic Address Assignment (DAA)?	12
Q2.8	What CCCs must my Slave support before a dynamic address is assigned?	12
Q2.9	What are some of the I3C bus conditions when the bus is considered inactive? ...	12
Q2.10	When my device drives the bus, does it need to see a STOP before a Bus Idle? ...	12
Q2.11	When can an I3C Slave issue an In-Band Interrupt (IBI)?	12
Q2.12	What is Hot-Join?	13
Q2.13	Can I3C Hot-Join Slave devices be used on a legacy I ² C bus?	13
Q2.14	What are the I3C bus activity states?	13
Q2.15	Is there any time-stamping capability defined in the I3C bus?	13
Q2.16	Is there a maximum limit to I3C bus payload?	14
Q2.17	Does the I3C bus enable ‘Bridges’?	14
Q2.18	Can a Slave indicate any speed limit that it might have?	14

Q2.19	Is there any test mode in the I3C bus?	14
Q2.20	Are there any error detection and recovery methods in I3C?	14
Q2.21	During HDR-DDR Mode CRC 5 transmission, how many clocks should I be looking for?	14
Q2.22	Can a Master issue a STOP condition regardless of whether or not a Slave has issued an acknowledgment indicating a completed transaction?	14
2.3	Implementation: Ecosystem.....	15
Q3.1	Who is defining the MIPI I3C specification?	15
Q3.2	Which companies are part of the MIPI Sensor Working Group?.....	15
Q3.3	What is the availability of development hardware for I3C prototyping, including FPGAs?	15
Q3.4	What is the I3C IP core availability in the market?	15
2.4	Implementation: As a System Designer	16
Q4.1	What is the maximum capacitance load allowed on the I3C bus?	16
Q4.2	What is the maximum wire length for I3C communication?	16
Q4.3	Can I ² C repeaters be used for I3C?	16
Q4.4	Will the I ² C devices respond to I3C commands?.....	16
Q4.5	How are communication conflicts resolved on the I3C bus?.....	16
Q4.6	Can I3C devices cause the communication bus to ‘hang’?.....	16
Q4.7	Will all I3C devices be compatible with all CCCs?.....	17
2.5	Implementation: As a Software Developer	17
Q5.1	Are there any companion MIPI I3C specifications that enable SW development?	17
Q5.2	Are there software libraries available (or about to be) for I3C?	17
2.6	Interoperability Workshops.....	18
Q6.1	What is a MIPI I3C Interoperability Workshop?	18
Q6.2	What is the output from a MIPI I3C Interoperability Workshop?	18
Q6.3	Are MIPI I3C Interoperability Workshops an ongoing activity?	18
Q6.4	Who can attend or participate in a MIPI I3C Interoperability Workshop?	18
Q6.5	What HW/SW is typically needed to participate in a MIPI I3C Interoperability Workshop?.....	18
2.7	Up and Coming	19
Q7.1	What future MIPI specifications will be leveraging I3C?	19
Q7.2	Are there any impending MIPI I3C fixes/errata that should be applied now?.....	19
Q7.3	Are any revisions to MIPI I3C v1.0 expected?.....	19
Q7.4	What new features, if any, are coming to MIPI I3C?.....	19
2.8	Clarification, Disambiguation, and Allowances for v1.0	20
Q8.1	Can Sync and Async time control be enabled at the same time?	20
Q8.2	Is there a way to turn off Time Control?	20
Q8.3	Do I have to wait the full 1ms for Hot-Join?	20
Q8.4	Is there any way to exit from an S0/S1 error other than waiting for an Exit Pattern?	20
Q8.5	What happens if the Master crashes during a Read?.....	20
Q8.6	If a device has a t _{SCO} value greater than 12 ns, does that mean it doesn’t qualify as an I3C Device?	20
Q8.7	Does Figure 44 HDR-DDR Format apply for Command, Data, and CRC? Or only for Data?	21

08-Dec-2017

Q8.8 Does the Master provide an additional CLK after the Terminate Condition and before the Restart/Exit Pattern, as shown in Figure 52 Master Terminates Read?21

Q8.9 In a Hot-Join, when should the DISEC CCC be sent? After ACK or after NACK?21

2.9 Conformance Testing.....22

Q9.1 What is a MIPI Conformance Test Suite (CTS)?22

Q9.2 Is there a CTS for I3C v1.0?22

Q9.3 What is the scope of tests for the I3C v1.0 CTS?22

Q9.4 Will a product have to pass every test in the I3C CTS in order to qualify for listing in the MIPI Product Registry?22

Q9.5 Does the I3C Interoperability Workshop follow the I3C CTS?22

Q9.6 What details are provided for each I3C CTS test case?22

2.10 Legal & Intellectual Property Related Questions23

Q10.1 Are there royalties associated with MIPI I3C?23

Q10.2 If someone has a patent that reads on MIPI I3C, are they required to grant a license?23

Q10.3 Can I implement the MIPI I3C Specification?23

Q10.4 I’m planning to implement the MIPI I3C Specification in something that’s not a “Mobile Terminal”. Would joining MIPI even make any difference around patent risks?23

Q10.5 I²C is royalty-free for all uses, by all implementers. Why not make MIPI I3C royalty-free to all implementers and all types of uses too?23

3 Terminology24

3.1 Definitions.....24

3.2 Abbreviations24

3.3 Acronyms.....25

4 References26

This page intentionally left blank.

1 Introduction

This FAQ has been developed to introduce the MIPI I3C Specification *[MIPI01]* to developers and users. It answers questions raised to the MIPI Alliance Sensor Working Group (WG) after MIPI Board approval of I3C v1.0, or late in development of v1.0 after the technical freeze by the WG.

The Sensor WG has compiled these frequently asked questions (FAQs) to assist Member implementation activity. Some areas also include clarification when an area of the Specification was ambiguous, and this FAQ will show the intended resolution of the ambiguity. Many of these topics reflect areas of planned improvements for a future update to I3C v1.0, showing how a v1.0 implementation can be better prepared and/or compliant in advance.

Note:

None of the answers in this FAQ are intended to overwrite or overrule the information in the I3C Specification itself.

The FAQ questions are organized into Sections by topic, based on the reader's level of familiarity with the I3C Specification and implementation:

Section	Title	Focus
2.1	Introduction to MIPI I3C	I've heard about I3C. Where can I read a bit more about it?
2.2	MIPI I3C Specification	I've started to read the I3C Specification. Tell me a bit more about the frequently asked questions, so I can better understand some of the details in the Specification.
2.3	Implementation: Ecosystem	Questions related to design kits, IP, test, and other parts of the enablement ecosystem.
2.4	Implementation: As a System Designer	Questions asked by early system designers.
2.5	Implementation: As a Software Developer	Questions asked by early software developers.
2.6	Interoperability Workshops	Questions asked by early Interoperability Workshop participants.
2.7	Up and Coming	Questions related to the next revision (and/or Errata) of the I3C Specification.
2.8	Clarification, Disambiguation, and Allowances for v1.0	Questions related to ambiguous text in the I3C v1.0 Specification, and areas that a v1.0 device is allowed to enhance in advance of I3C v1.1.
2.9	Conformance Testing	Questions related to testing device conformance to the I3C Specification.
2.10	Legal & Intellectual Property Related Questions	Questions related to legal and IPR aspects of the I3C Specification and implementation.

2 Frequently Asked Questions

14 This FAQ is organized into several topics:

- 15 • **Section 2.1: Introduction to MIPI I3C**
- 16 • **Section 2.2: MIPI I3C Specification**
- 17 • **Section 2.3: Implementation: Ecosystem**
- 18 • **Section 2.4: Implementation: As a System Designer**
- 19 • **Section 2.5: Implementation: As a Software Developer**
- 20 • **Section 2.6: Interoperability Workshops**
- 21 • **Section 2.7: Up and Coming**
- 22 • **Section 2.8: Clarification, Disambiguation, and Allowances for v1.0**
- 23 • **Section 2.9: Conformance Testing**
- 24 • **Section 2.10: Legal & Intellectual Property Related Questions**

2.1 Introduction to MIPI I3C

Q1.1 What is MIPI I3C?

25 MIPI I3C is a serial communication interface specification that improves upon the features, performance,
26 and power use of I²C, while maintaining backward compatibility for most devices.

Q1.2 What does the I3C acronym mean?

27 The official name is *MIPI Alliance Improved Inter Integrated Circuit*.

Q1.3 Why is MIPI I3C being introduced?

28 The main purpose of MIPI I3C is threefold:

- 29 1. To standardize sensor communication,
- 30 2. To reduce the number of physical pins used in sensor system integration, and
- 31 3. To support low power, high speed, and other critical features that are currently covered by I²C and
32 SPI.

33 MIPI I3C's purpose is now widening to cover many types of devices currently using I²C/SMBus, SPI, and
34 UART.

Q1.4 What are the main features of MIPI I3C?

35 MIPI I3C carries the advantages of I²C in simplicity, low pin count, easy board design, and multi-drop (vs.
36 point to point), but provides the higher data rates, simpler pads, and lower power of SPI. I3C then adds higher
37 throughput for a given frequency, in-band interrupts (from Slave to Master), dynamic addressing, advanced
38 power management, and hot-join.

Q1.5 How many signal lines does I3C have?

39 I3C has two signal lines: Data (SDA) and Clock (SCL).

Q1.6 Does I3C require pull-up resistors on the bus like I²C?

40 No, I3C Masters control an active pull-up resistance on SDA, which they can enable and disable. This may
41 be a board-level resistor controlled by a pin, or it may be internal to the Master.

Q1.7 Who is I3C intended for?

42 I3C was initially intended for mobile applications as a single interface that can be used for all digitally
43 interfaced sensors. However, it is now intended for all mid-speed embedded and deeply embedded
44 applications across sensors, actuators, power regulators, MCUs, FPGAs, etc. The interface is useful for other
45 applications, as it offers high-speed data transfer at very low power levels while allowing multi-drop, which
46 is highly desirable for any embedded system.

Q1.8 Why replace I²C with I3C?

47 While I²C has seen wide adoption over the years, it lacks some critical features – especially as mobile and
48 mobile-influenced systems continue to integrate more and more sensors and other components. I²C
49 limitations worth mentioning include: 7-bit fixed address (no virtual addressing), no in-band interrupt
50 (requires additional wires/pins), limited data-rate, and the ability of Slaves to stretch the clock (thus
51 potentially hanging up the system, etc.). I3C aims both to fix these limitations and to add other enhancements.

Q1.9 Does I3C use less power than I²C?

52 The power consumption per bit transfer in all I3C modes is more efficient than I²C, due to the use of push-
53 pull (vs. open-drain) and strong pull-up signaling.
54 Further, I3C can save considerable device power through higher data rates (because the device can be put
55 back to sleep sooner), built-in configuration and control (without intruding on the main communication
56 protocols), in-band interrupt (IBI) as a low-cost wake mechanism, and the ability for Slaves to shut down all
57 internal clocks while still operating correctly on the I3C bus.

Q1.10 Is anyone currently using I3C?

58 I3C is currently in the early stages of adoption in products, and a few companies already offer I3C IP blocks.
59 Silicon devices with I3C are likely to be available from some vendors by the end of 2017, with more coming
60 throughout 2018.

Q1.11 How is I3C different from I²C?

61 I3C offers dynamic address assignment, Slave-initiated communication, and significantly higher
62 communication speeds than I²C.

Q1.12 Is I3C backward compatible with I²C?

63 Yes, most I²C Slave devices can be operated on an I3C bus, as long as they have a 50 ns glitch filter and do
64 not attempt to stall the clock. Such use will not degrade the speed of communications to I3C Slaves, requiring
65 only decreased speed when communicating with the I²C Slaves.
66 I3C Slave devices with a Static Address can operate as I²C Slaves on an I²C bus; optionally, they can also
67 have a 50 ns spike filter..

Q1.13 What is the maximum number of I3C devices that can be connected on the same bus?

68 The I3C bus is limited to around a dozen devices.

Q1.14 Can there be more than one I3C Slave inside a chip?

69 Yes, multi-Slave I3C chips are possible.

Q1.15 Can I3C and I²C co-exist on the same bus?

70 Yes, both I3C and I²C can share the same bus. See *Question Q1.12* regarding I3C backward compatibility
71 for details.

Q1.16 What is the bitrate for I3C?

72 I3C has several modes, each with associated bitrate(s). The base raw bitrate is 12.5 Mbps, with 11 Mbps real
73 data rate at 12.5MHz clock frequency. The maximum raw bitrate is 33.3 Mbps at 12.5 Mhz, with real data
74 rate of 30 Mbps.

75 Most traffic will use the 10 to 11 Mbps rate, while large messages can use one of the higher data rate modes.

Q1.17 Can I3C Slaves initiate communication (i.e., interrupt the Master)?

76 Yes, I3C Slaves can initiate communication. Communication conflicts are solved by Slave address
77 arbitration.

Q1.18 Is it possible to have multiple Masters on the same I3C bus?

78 Yes, I3C allows for multiple Masters on the same bus. I3C has one Main Master that initially configures the
79 bus and act as an initial current Master. Optionally, the bus can have multiple Secondary Master devices that
80 initially act as Slaves. Any Secondary Master device can request to become the current Master. Once the
81 current Master agrees, and transfers the current Master control to a given Secondary Master device, then that
82 device becomes the current Master.

Q1.19 How can Masters and Slaves communicate on the I3C bus?

83 The basic byte-based messaging schemes of I²C and SPI map easily onto I3C. Additionally, a set of common
84 command codes (CCCs) has been defined for standard operations like enabling and disabling events,
85 managing I3C specific features (dynamic addressing, timing control, etc.), and others. CCCs can be either
86 broadcasted (sent to all devices on the bus), or directed at a specific device on the bus.

87 CCCs do not interfere with, and do not use up any of the message space of, normal Master-to -Slave
88 communications. I3C provides a separate namespace for CCCs.

Q1.20 What are CCCs (Common Command Codes) and why are they used?

89 The CCCs are the commands that an I3C Master uses to communicate to some or all of the Slaves on the I3C
90 bus. The CCCs are sent to the I3C broadcast address (which is 7'h7E) so as not to interfere with normal
91 messages sent to a Slave. The CCCs are used for standard operations like enabling/disabling events,
92 managing I3C specific features and other bus operations. CCCs can be either broadcasted (sent to all the
93 devices on the bus), or directed at specific devices on the bus. All CCCs (i.e., the command numbers) are
94 allocated by MIPI Alliance, with some reserved for specific purposes that include MIPI Alliance
95 enhancements and vendor extensions.

Q1.21 Why replace SPI (Serial Peripheral Interface) with I3C?

96 SPI requires four wires and has many different implementations because there is no clearly defined standard.
97 In addition SPI requires one additional chip select (or enable) wire for each additional device on the bus,
98 which quickly becomes cost-prohibitive in terms of number of pins and wires, and power. I3C aims to fix
99 that, as it uses only two wires and is well defined.

100 I3C covers most of the speed range of SPI, but is not intended for the highest speed grades that really only
101 work well with a point-to-point interface, such as for SPI Flash.

2.2 MIPI I3C Specification

Q2.1 How can the MIPI I3C Specification be obtained?

102 The MIPI I3C v1.0 Specification [*MIPI01*] was made publicly available for download in December 2017.
103 MIPI Alliance members have access and rights to the specification through their MIPI membership and
104 member website. Non-members may download a copyright-only version of the specification by visiting the
105 MIPI I3C page on the MIPI Alliance website: <https://www.mipi.org/specifications/i3c-sensor-specification>

Q2.2 Does I3C support inclusion of I²C devices on the bus, and at what speed?

106 I3C supports legacy I²C devices using Fast-mode (400KHz) and FastMode+ (1MHz) with the 50ns spike
107 filter, but not the other I²C modes, and not devices lacking the spike filter, or that stretch the clock.

Q2.3 When is the pull-up resistor enabled?

108 Much of the activity on the I3C bus is in push-pull mode (that is, with the pull-up resistor disabled) in order
109 to achieve higher data rate. However for some bus management activities, and for backwards compatibility
110 with I²C, pull-up-resistor-based open-drain mode is enabled. For example: arbitration during dynamic
111 address assignment, and in-band interrupt. Also, the ACK/NACK during the 9th bit is done using pull-up
112 resistor. With few exceptions, it is the responsibility of the I3C Master to provide open-drain class pull-up
113 resistor when the bus is in the open drain mode.

Q2.4 Is a High-Keeper needed for the I3C bus?

114 A high-keeper is used for Master-to-Slave and Slave-to-Master bus hand-off, as well as optionally when the
115 bus is idle. The high-keeper may be a passive weak pull-up resistor on the bus, or an active weak pull-up or
116 equivalent in the Master. The high-keeper only has to be strong enough to prevent system-leakage from
117 pulling the bus low. At the same time, the high-keeper has to be weak enough that a Slave with a normal I_{OL}
118 driver is able to pull the bus line low within the minimum period.

Q2.5 What is a Provisional ID, and why is it needed?

119 During bus initialization, the I3C Master assigns a 7-bit dynamic address to each device on the bus. For this
120 to happen, each Slave device must have a 48-bit Provisional ID (that is, provisioned with its ID). The
121 Provisional ID has multiple fields, including MIPI Manufacturer ID and a vendor-defined part number. The
122 I3C Slave may also have a static address, which if the Master knows it, allows for faster assignment of the
123 dynamic address.

Q2.6 How do the first 32 bits of the Provisional ID work? Are they random or fixed?

124 The first part of the ID contains a unique manufacturer ID. Companies do not have to be MIPI Alliance
125 members to be assigned a unique manufacturer ID.

126 The second part of the ID normally contains a part number (which is normally divided up into general and
127 specific part info for that vendor), as well as possibly an instance number which allows for multiple instances
128 of the same device on the same bus. The instance ID is usually fed from a pin-strap, or fuse(s), or non-volatile
129 memory (NVM).

130 A random number may be used for the part number, although normally only for test mode, as set by the
131 Master using the ENT TM (Enter Test Mode) CCC. When a device that supports random values enters the
132 test mode, the PID[31:0] bits are randomized. When the Master exits the test mode, the devices reset bits
133 PID[31:0] to their default value. The use of a random number allows for many instances of the same device
134 to be attached to a gang programmer/tester, relying on the random number to uniquely give each a dynamic
135 address.

Q2.7 What if the Master detects a collision during Dynamic Address Assignment (DAA)?

136 With most configurations, this is not possible; each device will have its own manufacturer ID and part
 137 number, so no collisions are possible. If more than one instance of the same device is used on the same bus,
 138 then each instance must have a separate instance ID; otherwise there would be a collision. Likewise, if any
 139 device is using a random number for its part number, then multiple instances from that manufacturer could
 140 collide (i.e., could have the same random value that time).

141 If the Master knows the number of devices on the bus then it can detect this condition, since the number of
 142 dynamic addresses assigned would be less than the number of devices. Once detected, the I3C Master can
 143 take steps to resolve such collisions, for example by resetting DAA and restarting the process, or by declaring
 144 a system error after a set maximum number (e.g., 3) of such attempts fail.

Q2.8 What CCCs must my Slave support before a dynamic address is assigned?

145 All I3C devices must be able to process broadcast CCCs at any time, whether or not they have been assigned
 146 a dynamic address (DA). For example, an I3C device may act as an I²C device before it gets its DA assigned.
 147 However, it is expected to ACK the START with 7'h7E; the only exception would be if this device choosing
 148 to remain only as an I²C device, in which case, it would leave any 50ns spike filter enabled. For those devices
 149 that do recognize START and address 7'h7E, those may see any CCC and not just ENTDA (Enter DA
 150 Assignment) or SETDASA (Set Dynamic Address from Static Address). See the I3C Specification for the
 151 required CCCs. The device can determine the effect of each CCC based on whether or not it has the DA
 152 assigned (e.g., the RSTDAA CCC [Reset DA Address] will probably have no effect before the DA has been
 153 assigned).

Q2.9 What are some of the I3C bus conditions when the bus is considered inactive?

154 In addition to open drain, pull-up and high-keeper, the I3C bus has three distinct conditions under which the
 155 bus is considered inactive: Bus Free, Bus Available, and Bus Idle.

- 156 • **Bus Free** condition is defined as a period occurring after a STOP and before a START and for a
 157 given duration (e.g., t_{CAS} and t_{BUF} timing).
- 158 • **Bus Available** condition is defined as a Bus Free condition for at least t_{AVAIL} duration. A Slave may
 159 only issue a START request (e.g., for In-Band Interrupt or Master Handoff) after a bus available
 160 condition.
- 161 • **Bus Idle** condition is defined to help ensure bus stability during hot-join events. This condition is
 162 defined as a period during which the Bus Available condition is sustained continuously for a
 163 duration of at least t_{IDLE} .

Q2.10 When my device drives the bus, does it need to see a STOP before a Bus Idle?

164 For normal active I3C Slaves, yes. They should only drive the bus for an In-Band Interrupt (IBI) when they
 165 have seen a STOP and the $t_{BusAvailable}$ time has elapsed (about 1 μ s), and in response to a START (but not a
 166 Repeated START).

167 For hot-join devices, they do not know the bus condition, so they wait until the bus is IDLE, which means
 168 the SCL and SDA are both high for the t_{IDLE} period (about 1ms).

Q2.11 When can an I3C Slave issue an In-Band Interrupt (IBI)?

169 An I3C Slave can issue the IBI in the following two ways:

- 170 • Following a START (but not a Repeated START)
- 171 • If no START is forthcoming within the bus available condition, then an I3C Slave can issue a
 172 START request by pulling the SDA line low. The I3C Master would then complete the START
 173 condition by pulling the SCL clock line low and taking over the SDA.

Q2.12 What is Hot-Join?

174 The I3C bus protocol supports a mechanism for Slaves to join the I3C bus after the bus is already configured.
175 This mechanism is called Hot-Join. The I3C Specification defines the conditions under which a Slave can do
176 that, e.g., a Slave must wait for a bus idle condition.

Q2.13 Can I3C Hot-Join Slave devices be used on a legacy I²C bus?

177 Only if they have a way to turn off the Hot-Join feature. Hot-Join is not compatible with I²C masters, so Hot-
178 Join would have to be disabled for the Slave to be used on a legacy I²C bus. The disabling of the Hot-Join
179 feature should be done via some feature that is not part of the I3C protocol (i.e., not via the DISEC command),
180 since an I2C master does not support the I3C protocol.

Q2.14 What are the I3C bus activity states?

181 The I3C bus activity states provides a mechanism for the Master to inform the Slaves about the expected
182 upcoming levels of activity or inactivity on the bus, in order to help Slaves better manage their internal states
183 (e.g., to save power).

184 The four activity states (and their expected activity interval) are:

- 185 • **Activity State 0:** Normal activity
- 186 • **Activity State 1:** Expect quiet for at least 100 μ s
- 187 • **Activity State 2:** Expect quiet for at least 2 ms
- 188 • **Activity State 3:** Expect quiet for at least 50 ms

Q2.15 Is there any time-stamping capability defined in the I3C bus?

189 Yes. The I3C bus supports an optional time control mechanism. One mode is synchronous (from the
190 synchronized timing reference) and four modes are asynchronous (Slave provides timestamp data). All I3C
191 Masters are expected to support at least Async Mode 0.

- 192 • **Synchronous:** The Master emits a periodic time sync that allows Slaves to set their sampling time
193 relative to this sync. This may be used in conjunction with one of the Asynchronous modes.
- 194 • **Asynchronous:** The Slaves apply their own timestamp to the data at the time they acquire
195 samples, permitting the Master to time-correlate samples received from multiple different Slaves
196 or sensors.

197 There are four types of asynchronous time controls:

- 198 • **Async Mode 0:** Basic mode that assumes that a Slave has access to a reasonably accurate and
199 stable clock source to drive the time stamping – at least accurate for the duration of the time it
200 has to measure (i.e., from event to IBI). A set of counters, in conjunction with IBI, are used to
201 communicate time stamping information to the Master.
- 202 • **Async Mode 1:** Advanced mode extends the basic mode by using some mutually identifiable
203 bus events like, I3C START.
- 204 • **Async Mode 2:** High precision mode that uses SCL falling edges (for SDR and HDR-DDR
205 modes) as a common timing reference for Master and Slave. A burst oscillator is used to
206 interpolate the time between a detected event and next SCL falling edge. For HDR-TSL and
207 HDR-TSP modes, the mode uses both SDA transitions and SCL transitions as a timing
208 reference.
- 209 • **Async Mode 3:** Highest-precision triggerable mode that supports precise time triggering and
210 measurement across multiple transducers applications like beam forming.

Q2.16 Is there a maximum limit to I3C bus payload?

211 By default, there is no limit to the maximum message length. To reduce bus availability latency across
212 multiple Slaves, the I3C bus allows negotiating for maximum message lengths between Master and Slave.
213 Further, Read terminate is possible from the Master, to allow regaining control of the bus under a long
214 message.

Q2.17 Does the I3C bus enable 'Bridges'?

215 Bridge devices are expected to enable an I3C bus to be bridged to other protocols, such as SPI, UART, etc.
216 A CCC is defined to enable bridging devices, where the Master knows in advance that certain devices are
217 bridges.

Q2.18 Can a Slave indicate any speed limit that it might have?

218 All I3C Slaves must be tolerant of the 12.5 MHz maximum frequency, and all Slaves must be able to manage
219 those speeds for CCCs. But Slaves may limit the maximum effective data rate for private message – either
220 write, read, or both.

Q2.19 Is there any test mode in the I3C bus?

221 Yes. A pair of directed and broadcast CCCs is available for the Master to enter/exit the test modes.

Q2.20 Are there any error detection and recovery methods in I3C?

222 Yes, the I3C bus has elaborate error detection and recovery methods. Seven Slave error types (S0 to S6) and
223 three Master error types (M0 to M2) are defined for the SDR mode, along with suggested recovery methods.
224 Similarly, a set of errors are defined for each of the HDR modes.

Q2.21 During HDR-DDR Mode CRC 5 transmission, how many clocks should I be looking for?

225 The CRC transmission ends at bit 6 (counting down from 15), but bit 5 allows High-Z.

Q2.22 Can a Master issue a STOP condition regardless of whether or not a Slave has issued an acknowledgment indicating a completed transaction?

226 The STOP can be issued anywhere the Slave is not driving the SDA during SCL high. It may not be
227 appropriate to do so in terms of completion of a message. But ACK and completed transaction do not belong
228 together in I3C.

2.3 Implementation: Ecosystem

Q3.1 Who is defining the MIPI I3C specification?

229 The I3C specification is defined by the MIPI Sensor Working Group formed in 2013, an initiative by MIPI
230 Alliance.

Q3.2 Which companies are part of the MIPI Sensor Working Group?

231 The MIPI Sensor Working Group includes representatives from AMD, Broadcom, Cadence, IDT, Intel,
232 InvenSense, Knowles, Lattice Semiconductor, MediaTek, Mentor Graphics, Nvidia, NXP, Qualcomm,
233 QuickLogic, Sony, STMicroelectronics, Synopsys, VLSI Plus, and others. It is chaired by Ken Foust of Intel,
234 and vice-chaired by Satwant Singh of Lattice Semiconductor.

Q3.3 What is the availability of development hardware for I3C prototyping, including FPGAs?

235 A few vendors have provided FPGA based design kits, including some low-cost FPGAs that might be good
236 enough for smaller production runs.

Q3.4 What is the I3C IP core availability in the market?

237 Some vendors have started to offer Slave and/or Master IP cores for integration into ASIC devices and
238 FPGAs, including a free-of-cost Slave IP available for prototyping and integration.

2.4 Implementation: As a System Designer

Q4.1 What is the maximum capacitance load allowed on the I3C bus?

239 The I3C Specification lists the maximum per-device capacitance on SCL and SDA, but the goal is that most
240 or all devices will be well below that. Capacitance alone is not sufficient to determine maximum frequency
241 on the I3C bus (as with any bus). It is important to consider maximum propagation length, effect of stubs,
242 internal clock-to-data (t_{SCO}) of the Slaves, as well as capacitive load.

Q4.2 What is the maximum wire length for I3C communication?

243 The maximum wire length would be a function of speed, as all the reflections and bus turnaround must
244 complete within one cycle. Larger distances can be achieved at the lower speeds than at the higher ones. For
245 example at 1 meter (between Master and Slave), the maximum effective speed is around 6 MHz for read, to
246 allow for clock propagation time to Slave and SDA return time to Master.

Q4.3 Can I²C repeaters be used for I3C?

247 Not directly, for a couple of reasons:

- 248 1. The I3C bus works with push-pull modes (in addition to the open drain for some transfers), and
- 249 2. Much higher speeds. Most such devices are quite limited in speed, because of the lag effect of
250 changing states on SCL and SDA due to both series-resistance and assumptions about open-drain.

251 Long wire approaches are being evaluated for a future version of the I3C Specification.

Q4.4 Will the I²C devices respond to I3C commands?

252 No. The I3C CCCs are always preceded by I3C broadcast address 7'h7E. Since the I²C specification reserves
253 address 7'h7E, no legacy I²C Slave will match the I3C broadcast address, and thus would not respond to the
254 I3C commands. Likewise, the dynamic address assigned to I3C devices would not overlap the I²C static
255 addresses, so they would not respond to any I3C address (even if they could see it).

Q4.5 How are communication conflicts resolved on the I3C bus?

256 The I3C Slaves are only allowed to drive the bus under certain situations. Besides during a read and when
257 ACKing their own address, they may also drive after a START (but not Repeated START). After a START,
258 the I3C bus reverts back to open-drain pull-up resistor mode, thus the Slave that drives a low value (logic 0)
259 would win.

Q4.6 Can I3C devices cause the communication bus to 'hang'?

260 Unlike I²C, there is no natural way to 'hang' the bus. In I²C, clock stretching (where the Slave holds the clock
261 low, stopping it from operating) often causes serious problems with no fix: there's simply no way to get the
262 Slave's attention if it has hung the bus. By contrast, in I3C only the Master drives the clock, and so the Slave
263 performs all actions on SDA relative to that clock, thereby eliminating the normal causes of such hangs.

264 Further, since I3C is designed to ensure that I3C Slaves can operate their back-end I3C peripheral off the
265 SCL clock (vs. oversampling), problems elsewhere in the Slave will not translate into bus hangs.

266 If a system implementer is highly concerned about a Slave accidentally locking itself, then a separate hard-
267 reset line could be used. For the next revision of the I3C Specification, a feature called In-Band-Hardware-
268 Reset (IBHR) is under consideration to reset non-responsive I3C Slaves (i.e., if a Master emits a certain
269 pattern that does not occur during regular communication, then the devices on the bus would treat it just like
270 a hardwired reset line).

Q4.7 Will all I3C devices be compatible with all CCCs?

271 No. Some CCCs are mandatory, while others are optional and a given device will either support them or not,
272 depending upon the device's capabilities.

2.5 Implementation: As a Software Developer

Q5.1 Are there any companion MIPI I3C specifications that enable SW development?

273 Yes. The following MIPI Specifications are expected to help with SW development:

274 • *MIPI Specification for I3C Host Controller Interface (I3C HCI), v1.0 [MIP102]* (In development)

275 Creates a standard definition that allows a single OS driver (aka 'in-box driver') to support I3C
276 hardware from several vendors, while also allowing vendor-specific extensions or improvements.
277 The target audience of the HCI Specification is application processor host controllers; in
278 particular, developers of host controller (i.e., I3C main Master) hardware, and developers of I3C
279 host controller software.

280 • *MIPI Specification for Discovery and Configuration (DisCo), v1.0 [MIP103]*

281 Describes a standardized device discovery and configuration mechanism for interfaces based on
282 MIPI Specifications, which can simplify component design and system integration. Also oriented
283 to application processors.

284 • *MIPI DisCoSM Specification for I3CSM, v1.0 [MIP104]* (In development)

285 Allows operating system software to use ACPI (Advanced Configuration and Power Interface)
286 structures to discover and configure the I3C host controller and attached devices in ACPI-
287 compliant systems. Also oriented to application processors.

288 • In addition, a *MIPI Application Note for I3CSM [MIP105]* is being developed to help ASIC
289 hardware developers, system designers, and others working in the more deeply embedded I3C
290 devices.

Q5.2 Are there software libraries available (or about to be) for I3C?

291 Core I3C infrastructure is being added to the Linux Kernel via patchwork.kernel.org.

2.6 Interoperability Workshops

Q6.1 What is a MIPI I3C Interoperability Workshop?

292 It is a MIPI Alliance sponsored event where different vendors bring their I3C implementations and check
293 interoperation with other vendors.

Q6.2 What is the output from a MIPI I3C Interoperability Workshop?

294 There are three major outputs from a MIPI I3C Interoperability Workshop:

- 295 • The vendors can get detailed information about how well their I3C implementations interoperate
296 with other vendors' implementation. Vendors can also compare their results with one another.
- 297 • MIPI Alliance can generate an overall picture that shows the industry state-of-the-I3C-
298 implementaion. For example, how many vendors have implemented I3C, and how many
299 implementations pass or fail against one another.
- 300 • The MIPI Sensor Work Group (SWG) gets better understanding about any major issues with the
301 I3C Specification. The SWG can then leverage that learning by adding to this FAQ, the draft *MIPI*
302 *Application Note for I3C [MIP105]* (for system implementers), and the next revision of the I3C
303 Specification.

Q6.3 Are MIPI I3C Interoperability Workshops an ongoing activity?

304 MIPI arranges a particular I3C Interoperability Workshop event in response to requests from its membership.

Q6.4 Who can attend or participate in a MIPI I3C Interoperability Workshop?

305 In general, any MIPI Alliance members who have I3C hardware ready to interop can participate.

Q6.5 What HW/SW is typically needed to participate in a MIPI I3C Interoperability Workshop?

306 While this could change in future, the minimal requirements to date have been the availability of a board
307 with an I3C device that can connect to other devices via the three wires SDA, SCL, and GND. It's also useful
308 to have software (e.g., running on a laptop connected to the board and I3C device) to interactively view
309 transmitted and received bus communications, but this might not be required for Slaves.

310 Currently there are solutions working at 3.3V and 1.8V.

2.7 Up and Coming

Q7.1 What future MIPI specifications will be leveraging I3C?

311 Many other MIPI Working Groups are in the process of leveraging the I3C specification. As of the writing
312 of this FAQ, the list includes:

- 313 • **Camera WG:** Camera Control Interface (CCI) chapter of the *MIPI Specification for Camera*
314 *Serial Interface 2 (CSI-2)*, v2.1 [**MIPI06**] (In development)
- 315 • **Display WG:** Multiple MIPI Specifications for Touch interfaces (In development)
- 316 • **Debug WG:** *MIPI Specification for Debug for I3C* [**MIPI07**] (In development)
- 317 • **RIO WG (Reduced I/O):** *MIPI Specification for Virtual GPIO Interface (VGISM)* [**MIPI08**],
318 reducing number of GPIOs used via I3C (In development)

Q7.2 Are there any impending MIPI I3C fixes/errata that should be applied now?

319 Based on learning from the early implementations, I3C Interoperability Workshops, queries from adopters,
320 and reviews by the Sensor WG, this FAQ represents clarifications, planned improvements that can be
321 implemented by I3C v1.0 devices, and other hints about what's coming next.

Q7.3 Are any revisions to MIPI I3C v1.0 expected?

322 Currently, the MIPI Sensor WG is working towards Version v1.1 of the I3C Specification, which is expected
323 to add incremental new features while staying backwards compatible with v1.0. That is, v1.1 features which
324 do not impact v1.0 devices will simply be available, whereas others will be enabled based on the capabilities
325 of various Slaves on a v1.1 bus, just as is done with optional features in v1.0.

Q7.4 What new features, if any, are coming to MIPI I3C?

326 While not finalized yet, the following features are under consideration:

- 327 • Grouped addressing
- 328 • Additional Slave error detection/recovery
- 329 • CCC support in HDR-DDR/TSP
- 330 • HDR-DDR end write
- 331 • HDR-TSP end transfer
- 332 • Clock-to-Data refinement
- 333 • Timing Control disable
- 334 • New minimum t_{IDLE}
- 335 • In-Band Hardware Reset (IBHR)
- 336 • Multi-Lane, for speed
- 337 • HDR-DDR-end CRC

2.8 Clarification, Disambiguation, and Allowances for v1.0

Q8.1 Can Sync and Async time control be enabled at the same time?

338 Yes. This is allowed such that the ODR (Output Data Rate) rate controls the IBI rate, and the Async Mode
339 timestamp on the IBI indicates how long ago the sample was collected.

Q8.2 Is there a way to turn off Time Control?

340 Yes, the SETXTIME code of 0xFF may be used. The MIPI Sensor WG plans to officially define this in I3C
341 v1.1, but I3C v1.0 devices can support it now.

Q8.3 Do I have to wait the full 1ms for Hot-Join?

342 In I3C v1.1 the MIPI Sensor WG plans to officially define a new t_{IDLE} minimum value of 200 μ s, since that
343 is sufficient for all valid uses. I3C v1.0 devices may choose to support that smaller delay now.

Q8.4 Is there any way to exit from an S0/S1 error other than waiting for an Exit Pattern?

344 Yes. An I3C Slave may watch for 60 μ s with no SCL or SDA changes to make sure that the bus is not in HDR
345 mode (and therefore must be in SDR mode). After that, it is appropriate to wait for START (assumed to be
346 Repeated START) or STOP.

Q8.5 What happens if the Master crashes during a Read?

347 The I3C Slave may choose to detect 100 μ s without an SCL edge. If that happens, it can abandon the Read
348 and release SDA to avoid a bus hang when the Master restarts.

Q8.6 If a device has a t_{SCO} value greater than 12 ns, does that mean it doesn't qualify as an I3C Device?


349 No. The t_{SCO} (Clock to Data Turnaround delay time) is information provided by Slaves so that system
350 designers can properly compute the maximum effective frequency for reads on the bus. The t_{SCO} number is
351 meant to be used together with the line capacitance (trace length) and number of Slaves and stubs (if present).

352 However, I3C Slaves with t_{SCO} delay greater than 12 ns must:

- 353 • Set the Limitation bit in the Bus Characteristics Register (BCR) to 1'b1,
- 354 • Set the Clock-to-Data Turnaround field of the maxRD Byte to 3'b111, and
- 355 • Communicate the t_{SCO} value to the Master by private agreement (i.e., product datasheet).

Q8.7 Does Figure 44 HDR-DDR Format apply for Command, Data, and CRC? Or only for Data?

356 Only for Data. The Data bytes are sent the same way as in SDR Mode. The following figure shows how Data
357 is transferred from memory to the I3C Data Line:



358

359 The Command and CRC Byte are each transferred as a packet instead:

360 **Command** (MSb to LSB):

- 361 • Preamble (2 bits)
- 362 • Command (8 bits)
- 363 • Slave address (7 bits)
- 364 • Reserved bit (1 bit)

365 **CRC** (MSb to LSB):

- 366 • Preamble (2 bits)
- 367 • Token (4 bits)
- 368 • CRC Byte (5 bits)
- 369 • Setup bits (2 bits)

Q8.8 Does the Master provide an additional CLK after the Terminate Condition and before the Restart/Exit Pattern, as shown in Figure 52 Master Terminates Read?

370 No, there is an error in Figure 52. The beginning of the Restart/EXIT Pattern should show SCL LOW and
371 SDA changing.

Q8.9 In a Hot-Join, when should the DISEC CCC be sent? After ACK, or after NACK?

372 The Hot-Join mechanism allows the Master to first NACK, and then send the DISEC CCC to stop the Hot-
373 Join. If the Master ACKs, that is interpreted as a promise that it will eventually send the ENTDAACCC.

2.9 Conformance Testing

Q9.1 What is a MIPI Conformance Test Suite (CTS)?

374 A MIPI WG develops a Conformance Test Suite (CTS) document in order to improve the interoperability of
375 products that implement a given MIPI interface Specification. The CTS defines a set of conformance or
376 interoperability tests whereby a product can be tested against other implementations of the same
377 Specification.

Q9.2 Is there a CTS for I3C v1.0?

378 Yes. A CTS for I3C v1.0 is being drafted by the MIPI Alliance Sensor WG [*MIPI09*].

Q9.3 What is the scope of tests for the I3C v1.0 CTS?

379 The CTS tests are designed to determine whether a given product conforms to a subset of the requirements
380 defined in the I3C Specification v1.0. The scope of this first version of the CTS is intentionally limited, in
381 order to meet time-to-market requirements imposed by the rapid adoption of I3C in the marketplace, focusing
382 on:

- 383 1. SDR-only Devices without optional I3C capabilities,
- 384 2. All Master and Slave Error Detection and Recovery methods, and
- 385 3. Basic HDR Enter/tolerance/Restart/Exit are in scope, but HDR-DDR is under consideration.

386 Considering the CTS a living document, the Sensor WG plans to continue expanding the scope of the CTS
387 through future revisions that eventually encompass all required and optional features of the I3C Specification.

388 The CTS tests are organized as Master device under test (DUT) and Slave DUT. Tests for each are presented
389 in the order in which they appear in the I3C Specification, to simplify identification of pertinent detail
390 between the two documents.

Q9.4 Will a product have to pass every test in the I3C CTS in order to qualify for listing in the MIPI Product Registry?

391 No. Not all of the CTS tests will need to be passed for an I3C product to qualify for listing in the MIPI
392 Product Registry. The I3C CTS [*MIPI09*] will identify which tests are required.

Q9.5 Does the I3C Interoperability Workshop follow the I3C CTS?

393 Interoperability Workshops will ultimately follow the tests identified in the I3C CTS, phasing in with the
394 Bangalore Interoperability Workshop (October 2017).

Q9.6 What details are provided for each I3C CTS test case?

395 Each test in the I3C CTS will contain:

- 396 • A clear purpose
- 397 • References
- 398 • Resource requirements
- 399 • Tracked last technical modification
- 400 • Discussion
- 401 • All test case detail (i.e., setup, procedure, results, problems, and MIPI Product Registry inclusion).

402 DC/AC parametric requirements will be embedded in each test, not split out into a separate PHY-related CTS
403 or subsection.

2.10 Legal & Intellectual Property Related Questions

Q10.1 Are there royalties associated with MIPI I3C?

404 MIPI Alliance does not and will not charge royalties, and we are not currently aware (as of the date of this
405 FAQ) of any MIPI member or any third party that has asserted that it is owed royalties for implementations
406 of I3C. We cannot guarantee that someone will not make this sort of assertion in the future, however.

Q10.2 If someone has a patent that reads on MIPI I3C, are they required to grant a license?

407 Under the current MIPI Alliance IPR terms, MIPI members are obligated to grant certain licenses only to
408 other MIPI members for implementations of MIPI Specifications. The IPR terms do not impose an obligation
409 for members to grant patent licenses to non-members. And of course, non-members have not agreed to MIPI's
410 membership terms and thus not bound by any obligations to grant licenses that are described there.

Q10.3 Can I implement the MIPI I3C Specification?

411 MIPI is making the entire I3C Specification and related supporting documentation available, in order to
412 support implementations of the Specification. Implementers assume all risks associated with implementation,
413 however, and must make their own risk assessment. Implementers who are not members of MIPI are not
414 beneficiaries of the patent license obligations detailed in the MIPI membership terms, and thus face a different
415 patent risk situation than do MIPI members. We encourage implementers to carefully assess patent-related
416 (and all other) risks applicable to their particular circumstances, and make their decisions accordingly. Some
417 implementers may decide there is little risk, others may decide that they have managed any risk via other
418 means (e.g. bilateral license agreements), others may decide to join MIPI as a risk mitigation strategy, or
419 choose some other path – in all cases, this is a judgment call that is solely the responsibility of the
420 implementer. Most technology implementations involve similar risk assessments.

Q10.4 I'm planning to implement the MIPI I3C Specification in something that's not a "Mobile Terminal". Would joining MIPI even make any difference around patent risks?

421 MIPI's IPR terms are a hybrid: roughly, MIPI members are required to grant royalty-free licenses to other
422 members for certain patents for "Mobile Terminal" implementations, and RAND – "reasonable and non-
423 discriminatory" (but potentially royalty-bearing) – licenses for other implementations. RAND does not mean
424 that royalties are automatically required – it only means that if an obligated party has an applicable patent,
425 they generally cannot withhold a license (normally a right of a patent owner), but rather must grant a license
426 on reasonable terms. A large majority of standards and industry specifications in the information and
427 communications technology industry are governed by RAND obligations, and controversies rarely arise –
428 although there are some high-profile exceptions. Generally, RAND is a common and effective framework for
429 specification licensing. We believe our members see value in the RAND obligations associated with non-
430 Mobile Terminal implementations.

Q10.5 I²C is royalty-free for all uses, by all implementers. Why not make MIPI I3C royalty-free to all implementers and all types of uses too?

431 The history of I²C and patents is complicated, but, yes, in recent years we understand that core I²C
432 functionality has been implementable royalty free. Changing or supplementing long-established IPR terms is
433 challenging for any standards setting organization, however, and there are limits to what can be accomplished
434 given that some potential stakeholders are non-members. We are hopeful that making the I3C Specification
435 publicly available without charge is a positive step forward.

3 Terminology

436 See also *Section 2* in the MIPI I3C v1.0 Specification [*MIPI01*].

3.1 Definitions

437 **ACK:** Short for “acknowledge” (an I3C bus operation)

438 **Bus Available:** I3C bus condition in which a device is able to initiate a transaction on the bus.

439 **Bus Free:** I3C bus condition after a STOP and before a START with a duration of at least t_{CAS} .

440 **Bus Idle:** An extended duration of the Bus Free condition in which devices may attempt to Hot-Join the I3C
441 Bus.

442 **High-Keeper:** A weak Pull-Up type Device used when SDA, and sometimes SCL, is in High-Z with respect
443 to all Devices.

444 **Hot-Join:** Slaves that join the I3C bus after it is already started, whether because they were not powered
445 previously or because they were physically inserted into the Bus. The Hot-Join mechanism allows the Slave
446 to notify the Master that it is ready to get a dynamic address.

447 **In-Band Interrupt (IBI):** A method whereby a Slave device emits its Address into the arbitrated Address
448 header on the I3C bus to notify the Master of an interrupt.

449 **Main Master:** Master that has overall control of the I3C bus.

450 **Master:** The I3C bus device that is controlling the bus.

451 **Slave:** An I3C Slave device can only respond to either Common or individual commands from a Master. A
452 Slave device cannot generate a clock.

3.2 Abbreviations

453 DisCo Discovery and Configuration (family of MIPI Alliance interface Specifications)

454 e.g. For example (Latin: *exempli gratia*)

455 i.e. That is (Latin: *id est*)

3.3 Acronyms

456	See also the acronyms defined in the MIPI I3C v1.0 Specification <i>[MIP101]</i> .
457	CCC Common Command Code (an I3C common command or its unique code number)
458	CTS Conformance Test Suite
459	DAA Dynamic Address Assignment (an I3C bus operation)
460	FAQ Frequently Asked Questions
461	HCI Host Controller Interface (a MIPI Alliance interface Specification <i>[MIP102]</i>)
462	HDR High Data Rate (a set of I3C bus modes)
463	HDR-DDR HDR Double Data Rate (an I3C bus mode)
464	HDR-TSP HDR Ternary Symbol for Pure Bus (an I3C bus mode)
465	I3C Improved Inter Integrated Circuit (a MIPI Alliance interface Specification <i>[MIP101]</i>)
466	IBHR In-Band Hardware Reset (an expected I3C bus feature)
467	IBI In-Band Interrupt (an I3C bus feature)
468	ODR Output Data Rate
469	SCL Serial Clock (an I3C bus line)
470	SDA Serial Data (an I3C bus line)
471	SDR Single Data Rate (an I3C bus mode)
472	SPI Serial Peripheral Interface (an interface specification)

4 References

- 473 [MIP101] *MIPI Alliance Specification for I3CSM (Improved Inter Integrated Circuit)*, version 1.0,
474 MIPI Alliance, Inc., MIPI Board adopted 31 December 2016.
- 475 [MIP102] *MIPI Alliance Specification for I3C Host Controller Interface (I3C HCFSM)*, version 1.0,
476 MIPI Alliance, Inc., In press.
- 477 [MIP103] *MIPI Alliance Specification for Discovery and Configuration (DisCoSM)*, version 1.0,
478 MIPI Alliance, Inc., MIPI Board adopted 28 December 2016.
- 479 [MIP104] *MIPI Alliance DisCoSM Specification for I3CSM*, version 1.0, MIPI Alliance, Inc., In press.
- 480 [MIP105] *MIPI Alliance Application Note for I3CSM*, version 1.0, MIPI Alliance, Inc., In press.
- 481 [MIP106] *MIPI Alliance Specification for Camera Serial Interface 2 (CSI-2SM)*, version 2.1, MIPI
482 Alliance, Inc., In press.
- 483 [MIP107] *MIPI Alliance Specification for Debug for I3CSM*, version 1.0, MIPI Alliance, Inc., In
484 press.
- 485 [MIP108] *MIPI Alliance Specification for Virtual GPIO Interface (VGISM)*, version 1.0, MIPI
486 Alliance, Inc., In press.
- 487 [MIP109] *MIPI Alliance Conformance Test Suite (CTS) for I3CSM v1.0*, CTS version 1.0, MIPI
488 Alliance, Inc., In press.